A 5.7 GHz RF transceiver for wireless sensors applications

J. P. Carmo, P. M. Mendes, J. H. Correia
University of Minho, Dept. Industrial Electronics, 4800-058 Guimaraes, Portugal
Phone: +351-253510190, e-mail: jcarmo@dei.uminho.pt

Abstract — This paper presents a radio-frequency (RF) transceiver fabricated in a UMC RF 0.18 µm CMOS process. The RF transceiver was built to operate at the 5.7 GHz ISM band. The transceiver has a total power consumption of 23 mW and it is intended for the use in each wireless node of a wireless sensor network.

I. INTRODUCTION

Wireless communication microsystems with high density of nodes and simple protocol are emerging for low-data-rate distributed sensor network applications such as those in home automation and industrial control [1]. It is available a huge range of solutions, concerning the implementation of wireless sensors networks. A few companies [2-4] are offering products such as motes and sensor interfaces. The motes are battery-powered devices that run specific software. In addition to running the software networking stack, each mote can be easily customized and programmed, since it runs open-source operating systems which provides low-level event and task management. Motes Processor/Radio module families working at 2.4 GHz ISM band and supporting IEEE802.15.4 and ZigBee are available [2-4]. However, the implementation of a wireless bus in certain applications requires compact and miniaturized solutions. Moreover, a chip-size antenna included in the RF microsystem will be crucial. In order to implement efficient power-consumption wireless sensor networks, it is necessary to develop a low-power/low-voltage RF transceiver, suitable to be mounted with a patch antenna. In wireless communications, the antenna is one of the most critical subsystem, thus, in order to not compromise the desired miniaturization, the antenna must be small enough to comply with size constraints of the microsystems. The investigation of new frequency bands [5] and new geometries [6] will make possible to have smaller antennas networking stack, each mote in this paper, is the implementation of a wireless sensors microsystems using the proposed 5.7 GHz RF transceiver spreading of interesting applications. The target application of microsystems using the proposed 5.7 GHz RF transceiver in this paper, is the implementation of a wireless sensors networks.

II. RF TRANSCEIVER DESIGN

A. Architecture

It was fabricated a RF CMOS transceiver operating at 5.7 GHz ISM band, with ASK modulation. The UMC RF 0.18 µm CMOS process allows to trade the high-frequency capability of minimum-length transistors with lower current consumption by biasing the devices at lower current densities, even for devices working at RF. This process provides a poly and six metal layers, the use of integrated spiral inductors (with a quality factor of ten), high-resistor values (a special layer is available). The transceiver has a low-noise amplifier (LNA) that provides a 50 Ω input impedance, the amplified RF signal is directly converted to the baseband with a single balanced active MOS mixer. The internal oscillator is a Phase-Locked Loop (PLL) working at 5.7 GHz. The transceiver's structure is illustrated in Figure 2.

However, the frequency can't be arbitrarily increased, because this have implications in the power consumptions, e.g., at high frequencies, the transistors must switch faster, thus the energy dissipation will be bigger.

Figure 1 shows the available frequency bands for the different technologies used in wireless communications. The most suitable frequencies are those belonged to the so called ISM band (Industrial, Scientific and Medical), due to its unregulated usage, e.g., these frequencies are not subjected to standardization and can be freely used, since the emitted power are maintained below the maximum levels imposed by the legislation. Such a flexibility leaded to the rising and spreading of interesting applications. The target application of microsystems using the proposed 5.7 GHz RF transceiver in this paper, is the implementation of a wireless sensors networks.

![Frequency bands and respective applications.](image)

This work was sponsored by FCT/REEQ/379/EEI/2005.
The transceiver is able to operate at the [5.420-5.830 GHz] frequency range. This is done by changing the frequency division ratio in the feedback path of the PLL. The PLL has four digital inputs for the division ratio programming. The output frequency is $f_{out} = f_{ref} \times 2 \times (200 + D)$, and $D$ is the decimal representation of the division ratio. The used reference frequency was $f_{ref} = 13.56$ MHz.

In order to have the lowest noise figure (NF), the LNA is an inductively degenerated common source amplifier with tuned load. This makes the input impedance at 5.7 GHz equal to 50 Ω, for matching with antenna. As depicted in Figure 3, it was used a single transistor in the amplifier. The reduction of active devices sacrifices the gain, but achieves lowest NFs.

B. The frequency synthesizer

The synthesizer is a Phase-locked Loop (PLL) with a integer divider in the feedback loop, whose dividing ratio is digitally programmed in order to produce an output in the [5424; 5830 MHz] frequency range. Figure 5 shows the block diagram of the PLL described in this paper. This the PLL has a reference generator circuit with a crystal based oscillator at 13.56 MHz, followed by a Phase-Frequency Difference Circuit (PFD), a current steering charge pump (CP), a third order passive filter. The passive section output is connected to the VCO, that generates the desired frequency range of [5424; 5830 MHz]. Finally, in order to get the desired frequency in the previous range, this one must be divided by $400 + 2S$, where $S$ is integer and belongs to the interval [0,1,...15]. Then the output of the divider is connected to the PFD, closing the loop. The output frequency produced by the PLL depends from the divider ratio, $N$, and is $f_{out} = f_{ref} \times N$ [Hz]. The PLL acts a frequency multiplier of the reference frequency, $f_{ref}$ [Hz].

In a RF transceiver, the frequency synthesizer is one of the most challenging blocks of RF transceivers, because it operates with the highest speed and the stringent trade-off between the speed and the power consumption. Typically, the blocks with the biggest power consumptions include the Voltage Controlled Oscillator (VCO), the frequency divider and the buffers. Thus, the efforts to reduce the power consumption and increase the speed, must always take place in the design.

In a PLL, the most complex and challenging stage is the frequency divider, which must be designed with very care in order to keep the power at a low acceptable level, at the same time it meets the speed specifications. In high frequency PLLs, the high power consumption is mainly due to the first stages of the frequency divider that often dissipates half of the total power. The use of conventional static CMOS logic in the first stage is not possible. This is due to the high input frequency [10]. The overall divider has two true-single-phase-clock (TSPC) frequency dividers, that halves the following dividers, which use static logic.

In Figure 5, the desired divider ratio in the feedback path...
is $N=2(M+P+S)$, where $(M+1)/M$ (with $M=10$) are the variable frequency divider ratios of the prescaler, $S=20$ is the divider ratio of the main counter, and $S$ is the divider ratio of the swallow counter. The main counter has a divider by $P/2=10$ followed by a toggle flip-flop, which makes the feedback signal at the divided input, $f_{div}$ of the PFD to have a duty-cycle of 50% (as it happens with the reference signal at the main input, $f_{ref}$ of the PFD). Compared with other situations, where the PFD's inputs have different duty-cycles, this minimises possible delays that can arise, during the locking process of the PLL. This is of special concern in situations when the PLL is turned on or after an order to switch the frequency at its output.

Figure 6 shows the structure of the TSPC frequency divider by two and prescaler. The frequency at the input of the prescaler is in the range $[2712; 2915 \text{ MHz}]$, and previous measurements shown for this technology that for frequencies above 2 GHz, it exists an impossibility to make frequency division with the use of static logic. Thus, TSPC logic must be used in order to make the further circuits in static logic. The TSPC logic was used again to overcome the impossibility to implement the first stage of the prescaler (the frequency divider by 2/3 with modulus control) with static logic in this technology. However, in order to the TSPC dividers work properly, the inputs must be rail-to-rail.

In the global structure of the frequency divider, the swallow counter plays an important role, e.g., the fixed division by 10 or 11 is extremely easy to achieve. The difficulty is to establish the precise intervals in which the division must be made and why. Figure 7 shows three situations of divisions give by $200=(15 \times 10)+5 \times 10$, $203=(3 \times 11+12 \times 10)+5 \times 10$ and $215=(15 \times 11)+5 \times 10$ (for the global divisions of 400, 406 and 430), as well as the behaviour of the $(M+1)/M$ control signal to the prescaler. The CLK signal is the signal at the output of the VCO, $VCO_{out}$, after to be divided by two in the TSPC frequency divider, thus, this is why half of the countings are refereed and not the exact value.

![Diagram](image_url)  
**Fig. 6:** The block diagram of the buffers, the TSPC divider by two, followed by the prescaler.

Fig. 7: Swallow counting process to generate the appropriate MC signal for the prescaler, for three global division ratios: a) 400, b) 406 and 430

Basically, the idea behind the frequency division is the definition of a general rule to simultaneously make the division of the minimum to the maximum in steps of one (in this case, from 200 to 215), and further in steps of two. In this case, the difference between the two limits is 30 and the swallow counting is from 0 to 15, so the values $11 \times S + 10 \times \max(S)-S)+50$, with $S \in \{0,1,\ldots,15\}$ and $\max(S)=15$ will be a useful solution to the problem. Then the final division ratios in steps of two, are ensured by the first TSPC toggle flip-flop, at the same time the last static toggle

![Diagram](image_url_2)  
**Fig. 7:** Swallow counting process to generate the appropriate MC signal for the prescaler, for three global division ratios: a) 400, b) 406 and 430
flip-flop in the main counter, \( P \), ensures that the divided signal has a duty-cycle of 50%. The swallow counter is essentially a descendent programmable counter and it operates as follows: the counter is initiated to the desired value \( S \), and then it starts to counting in the descending order until zero. Meanwhile, the MC signal is activated, then it falls down, except when \( S \) is already initialized at zero.

III. EXPERIMENTAL RESULTS

At frequencies in the range [5.420-5.830 GHz], the experimental results of simulations shown for the LNA a gain in the range [9.597-9.807 dB], a stabilization factor \( K \) of 1.209, making the LNA unconditionally stable (\( K > 1 \)). The VCO has a constant \( K_{VCO}=2.8 \) [GHz/V], obtained from the linear range, as well as the voltage-to-frequency (V/F) characteristic of the Figure 8. The charge-pump has \( Up \) and \( Down \) currents of 269 \( \mu \)A and 201 \( \mu \)A, respectively, and a detector gain constant \( k_d=75 \) \( \mu \)A/2\( \pi \) rad. The LNA shown a power consumption of 9.65 mW.

The simulations also shown power consumptions about of 9.51 mW for the mixers, and 4.14 mW for the PLL. A photo of the fabricated transceiver used for the transmission at 5.7 GHz is depicted in Figure 9.

IV. CONCLUSIONS

A low-power RF transceiver for a wireless EEG single-electrode module was fabricated in a UMC RF CMOS 0.18 \( \mu \)m process. The RF transceiver was built to operate at the 5.7 GHz ISM band. Simulations shown for the RF transceiver, a total power consumption of 23 mW. The target application of the RF transceiver, is for use as low-power nodes, in wireless sensors networks.

This paper dealt essentially with the design of the receiver. The full characterization of the receiver, as well as the full experimental testing of the receiver and the PLL, are tasks of future work.

REFERENCES