

XTP044

ML605 PCIe x8 Gen1 Design Creation

May 2010



Overview

- Virtex-6 PCle x8 Gen1 Capability
- Xilinx ML605 Board
- Software Requirements
- Generate PCIe Core
- Compile PCIe Core
- Program Platform Flash with PCle Design

- ML605 Setup
- Running the PCIe x8 Gen1 Design
- References
 - IP Release Notes Guide XTP025

Virtex-6 PCIe x8 Gen1 Capability

- Integrated Block for PCI Express
 - PCI Express Base 2.0 Specification
- Generation 1 (2.5 GT/s) data rates
 - x8, x4, x2, or x1 Gen1 lane width
- Configurable for Endpoint or Root Port Applications
 - ML605 configured for Endpoint Applications
- GTX Transceivers implement a fully compliant PHY
- Large range of maximum payload size
 - 128 / 256 / 512 / 1024 bytes
- Configurable BAR spaces
 - Up to 6 x 32 bit, 3 x 64 bit, or a combination
 - Memory or IO
 - BAR and ID filtering

Management and Statistics Interface



Xilinx ML605 Board





ISE Software Requirements

Xilinx ISE 12.1 software





PciTree Software Requirement

PciTree Bus Viewer

- Free download
- HLP.SYS must be copied to C:\WINDOWS\system32\drivers directory

About PciTree



PciTree Version 2.04a Michael Reusch

This software is distributed as shareware

Features:

Display PCIbus as tree uses "poidevs.txt" if present for VID and DID read Config Space of device (selected in tree view) edit Config Register (selected in dump view) read io/memory space of BAR (dbl clicked in dump view) edit content of BAR space (selected in memory list) Win95/98/ME and WinNT/2000 / XP >> for help see http://www.pcitree.de Win NT 5.01 (build:2600) OS: Win32 on Windows NT Platform: Info: Service Pack 1 Version of poidevs.txt: PCI and AGP Vendors, Devices and Subsystems identification file. ; This is version 387 of this file; 19-03-2003 (D-M-Y).

X

OK

Open the CORE Generator

Start \rightarrow All Programs \rightarrow Xilinx ISE Design Suite 12.1 \rightarrow

 $\mathsf{ISE} \to \mathsf{Accessories} \to \mathsf{CORE}$ Generator

■ Create a new project; select File → New Project

(🌾	(ilinx CORE Gen	erator - No	o Proj	ect					
<u>Fi</u> le	View Help								
	<u>N</u> ew Project	Ctrl+N	1				₽×		
9	Open Project	Ctrl+O	ame					Kilinx CORE Generator	
	<u>Cl</u> ose Project	Ctrl+W		Version	License		<u> </u>		
	<u>R</u> ecent Projects	•							
R	Save	Ctrl+S						There is no project open.	
	Save <u>A</u> s,.,		rking					You may browse the IP Catalog but you will not be able to generate any	
	Preferences							cores until you open or create a project.	
_			pn						
	E <u>xi</u> t	Ctrl+Q						Copyright (c) 1995-2009 Xilinx, Inc. All rights reserved.	
+ 	Standard Bu	storage Eler s Interfaces	nents						
Fine Storage, NAS and SAN									
÷ +	Video & Imac	ne Processin	n				-		
Sear	ch IP Catalo <u>q</u> :						Clear		
	IP versions				🗌 Only	IP compatible wit	h chosen part		
Nev	v Project							Part: Unset Design Entry: Unset	

SXILINX

Note: Pre-built design, RDF0008, available through http://www.xilinx.com/ml605

🂐 Project Options				? ×
Part	-Part			
Generation	Select the part for	your project:		
	Fa <u>mi</u> ly	Virtex6	•	
	De <u>vi</u> ce	xc6vlx240t	•	
	P <u>a</u> ckage	ff1156	•	
	Speed Grade	-1	•	
	<u> </u>			
	<u>о</u> к	Cancel	Apply	Help

Note: Presentation applies to the ML605

- Create a project directory: ml605_pcie_x8_gen1
- Name the project: ml605_pcie_x8_gen 1.cgp
- The Project options will appear
- Set the Part (as seen here):
 - Family: Virtex6
 - Device: xc6vlx240t
 - Package: ff1156
 - Speed Grade: -1

🂐 Project Options		<u>? ×</u>
Generation Advanced	Flow © Design Entry © Custom Output Products Please refer to the online help for ir models using compxlib and using .Vt Flow Settings Vendor	Verilog Information about compiling behavioral EO (Verilog) templates. Other
	Netlist Bus Format Simulation Files Preferred Simulation Model © Behavioral © Structural © Mone	B <n:m> Preferred Language C VHDL Verilog</n:m>
	Other Output Products	
	<u>O</u> K <u>C</u> ance	el <u>A</u> pply <u>H</u> elp

Select Generation

EXILINX.

- Set the Design Entry to Verilog
- Click OK

Select

- Virtex-6 Integrated Block for PCI Express, Version 1.5

Xilinx CORE Generator - C:\ml605_pcie_x8_gen1\ml605_pcie_x8_gen1.cgp							
File Project View Help							
P Catalog				₽×			
View by Function View by Name					PE	Virtex-6 🤤	
Name 🛆	Version	Status	License	_	logic	Totographical Place	
🖶 📂 📂 Memories & Storage Elements						Integrated block	
🖻 📂 Standard Bus Interfaces						for PCI Express	
DisplayPort						•	-
					This core is suppo	rted at status Production by your chosen part.	
I Charles and the second se	1.14	Production			_		
🖞 Endpoint for PCI Express	3.7	Production	3		Informati	on	
🦞 Endpoint PIPE for PCI Express	1.7	Production	3		Core type:	Virtex-6 Integrated Block for PCI Express	
🏆 Spartan-6 Integrated Block for PCI Express	1.3	Pre-Production			Version:	1.5	
Virtex-6 Integrated Block for PCI Express	1.5	Production		_	Core Summary:	The Xilinx Virtex-6 Integrated Block for PCI Express (1Jane, 2Jane, 4Jane, and 8Jane)	
H. Video & Image Processing				_		uses the Virtex(TM)-6 Integrated Hard IP Block	
for PCI Express in conjunction with flexible							
Gearch IP Catalog:				Clear		Virtex-6 architectural features to implement a PCI Express Base Specification v2.0 compliant	
All IP versions		Only IP compa	atible with cho	osen part		PCI Express Endpoint or Root Port. Unique	•
						Part: xc6vlx240t-1ff1156 Design Entry: Verilog	

- Right click on the Virtex-6 Integrated Block for PCI Express, Version 1.5
 - Select Customize and Generate

Xilinx CORE Generator - C:\ml605_pcie_x8_gen1\ml605_pcie_x8_gen1.cgp							
File Project View Help							
IP Catalog				₽×			•
View by Function View by Name					CORE	Virtex-6 🤤	
Name 🛆	Version	Status	License		logic	Intograted Block	
					This core is suppo	rted at status Production by your chosen part.	
Endpoint Block Plus for PCI Express Endpoint for PCI Express Endpoint PIPE for PCI Express Spartan-6 Integrated Block for PCI Express Virtex-6 Integrated Block for PCI Express RapidIO The Wideo & Image Processing	1.14 3.7 1.7 Cus W View	Production Production Production tomize and Gen Answer Records	a anerate		Informatic Core type: Version: Core Summary:	ON Virtex-6 Integrated Block for PCI Express 1.5 The Xilinx Virtex-6 Integrated Block for PCI Express (1-lane, 2-lane, 4-lane, and 8-lane) uses the Virtex(TM)-6 Integrated Hard IP Block	
Search IP Catalog:	View	Version Informat	ion atible with o	Clear chosen part		for PCI Express in conjunction with flexible Virtex-6 architectural features to implement a PCI Express Base Specification v2.0 compliant PCI Express Endpoint or Root Port. Unique	•
						Part: xc6vlx240t-1ff1156 Design Entry: Verilog	//

💐 Virtex-6 Integrated Block for PCI Express

LogiCORE Virtex-6 Integrated Block for **PCI Express**

Component Name v6_pcie_v1_5
PCIe Device / Port Type
The Integrated Block for PCI Express allows selection of the Device / Port Type
Device / Port Type PCI Express Endpoint device 💌
Number of Lanes
The Integrated Block for PCI Express requires that an initial lane width be selected. Wider lane width cores can train down to smaller lane widths if attached to a smaller lane width device. Select only the lane width that is necessary for the design.
Lane Width X8
Link Speed
The Integrated Block for PCI Express allows selection of the Maximum Link Speed support
④ 2.5 GT/s
C 5.0 GT/s
Interface Frequency
The Integrated Block for PCI Express allows selection of the interface clock (trn_clk) frequency. The frequency selection enables maximum achievable data throughput for the selected number of lanes and link speed. Choice of non-default option results in interface being overclocked with no overall effect on data throughput,

and depends on user application functional requirements, timing closure and power considerations. Xilinx

Set the lane Width to X8

- 🗆 🗵

1.5

Click Next

Datasheet

Frequency (MHz) 250 default

recommends that the default frequency value be used where possible ...

Next >

Cancel



💐 Virtex-6 Integrated Block for PCI Express

<u>- 🗆 ×</u>

1.5

BAR 0

Set to 1
 Megabytes

BAR 2

Deselect BAR 2

Click Next

Logic Virtex-6 Integrated Block for PCI Express

Base Address Registers

Base Address Registers (BARs) serve two purposes. Initially, they serve as a mechanism for the device to request blocks of address space in the system memory map. After the BIOS or OS determines what addresses to assign to the device, the Base Address Registers are programmed with addresses and the device uses this information to perform address decoding.

BAR 0 Options	BAR 1 Options				
🔽 Bar0 Type Memory 💌 🗖 64 bit 🗖 Prefetchable	🗖 Bar1 Type N/A 🔄 🗖 64 bit 🗖 Prefetchable				
Size 1 Megabytes 💌	Size 2 💌 Kilobytes 💌				
Value FFF00000 (Hex)	Value 00000000 (Hex)				
BAR 2 Options	BAR 3 Options				
■ Bar2 Type N/A ■ ■ 64 bit ■ Prefetchable	□ Bar3 Type N/A 🔄 □ 64 bit 🗖 Prefetchable				
Size 128 🔻 Bytes 🔻	Size 2 💌 Kilobytes 💌				
Value 00000000 (Hex)	Value 00000000 (Hex)				
BAR 4 Options	BAR 5 Options				
■ Bar4 Type N/A ■ ■ 64 bit ■ Prefetchable	□ Bar5 Type N/A 💌 🗖 Prefetchable				
Size 2 🔻 Kilobytes 🔻	Size 2 💌 Kilobytes 💌				
Value 00000000 (Hex)	Value 00000000 (Hex)				
Expansion ROM Base Address Register					
Expansion Rom Size 2 Kilobyte	5				
Value 00000000 (Hex)					
Datasheet < Back Page 2 of 1	1 <u>N</u> ext > <u>G</u> enerate <u>C</u> ancel <u>H</u> elp				

Virtex-6 Integrated Block for PCI Express

Note ID Initial Values

- Vendor ID = 10EE
- Device ID =
 6018
- Revision ID = 00
- Subsystem
 Vendor ID =
 10EE
- Subsystem ID = 0007
- Click Next 6 times

ID Initial Values			
Vendor ID	10EE	Range: 0000FFFF	
Device ID	6018	Range: 0000FFFF	
Revision ID	00	Range: 00FF	
Subsystem Vendor ID	10EE	Range: 0000FFFF	
Subsystem ID	0007	Range: 0000FFFF	
Class Code			
Base Class	05	Range: 00FF	
Sub-Class	00	Range: 00FF	
Interface	00	Range: 00FF	
Class Code	050000	(Hex)	
Class Code Lookup A	ssistant		
Must enter values ab	oove.		
Base Class	Simple	e communication controllers	
Base Class	07h		
Sub-Class/Interface	Value Generi	ic XT compatible serial controller	
Sub-Class	<u>00h</u>		
Interface	00h		

Page 3 of 11

< Back

Next >

Generate

Cancel

Help

Datasheet

LogiCORE Virtex-6 Integrated Block for

PCI Express

💐 Virtex-6 Integrated Block for PCI Express

- D ×

On Page 9

- Select ML605

EXILINX.

Click Next	2
times	

	FCI Express	1.5
-	Pinout Selection	
	-Xilinx Development Boards	-
	Generate Xilinx Development Board specific UCF Xilinx Development Board ML 605	
	PCIe Block Location Selection	
	Selects from available PCIe Block locations for a part-package combination which determines Pinout. PCIe Block Location X0Y0	

Help

Virtex-6 Integrated Block for PCI Express

Logic Virtex-6 Integrated Block for PCI Express

	FCI Express	1.5
- 4	Advanced Settings 2	7
Γ	- Advanced Physical Layer Settings	
	Enable Lane Reversal Force No Scrambling	
	Upconfigure Capable	
	Pipeline for PIPE Interface None	
	Link Number 00 Range: 00FF	
	-DRP Ports-	
	PCIe DRP Ports	
Γ	Reference Clock Frequency	
	The Integrated Block for PCI Express allows selection of the reference clock frequency	
	Frequency (MHz) 250 MHz	

 Datasheet
 < Back</th>
 Page 11 of 11
 Next >
 Generate
 Cancel
 Help

On Page 11

- Set the
 Reference
 Clock Freq:
 250 MHz
- Click Generate

 After the PCIe core finishes generating, click Close on the Readme File window

1	Readme v6_pcie_v1_5	<u>? ×</u>
	Core name: Xilinx Virtex-6 Integrated Block for PCI Express Version: 1.5 Release Date: April 19, 2010	
	========	
	This document contains the following sections:	
	1. Introduction 2. New Features 3. Supported Devices 4. Resolved Issues 5. Known Issues 6. Technical Support 7. Other Information 8. Core Release History 9. Legal Disclaimer	
	1. INTRODUCTION	
	For the most recent updates to the IP installation instructions for this core, please go to:	•
		,/

E XILINX.

The v6_pcie_v1_5 IP appears under the Project IP tab

🂐 Xilinx CORE Genera	ator - C:\ml605_pcie_x8_gen1\ml60	5_pcie_	x8_gen1.cgp				IJŇ
File Project View He	elp						
Project IP				₽×			
Instance Name $\neg abla$	Core Name	Version	Last Modified	Status	IndiCORE	Virtex-6 🔅 🔍 🔍	
嶺 v6_pcie_v1_5	Virtex-6 Integrated Block for PCI Express	1.5	2010-04-14 at 13:19	Production	<u>logica</u>	Integrated Block for PCI Express	ţ
					Core Selected: Vii This core was gen 2010-04-14 at 13: This core is suppor Informatic	rtex-6 Integrated Block for PCI Express erated for a virtex6 (xc6vlx240t-1ff1156) on 19 rted at status Production by your chosen part.	-
					Core type:	Virtex-6 Integrated Block for PCI Express	
Search Project IP:	IP Catalog			Clea <u>r</u>	Version: Core Summary:	1.5 The Xilinx Virtex-6 Integrated Block for PCI Express (1-lane, 2-lane, 4-lane, and 8-lane)	•
						Part: xc6vlx240t-1ff1156 Design Entry: Verilog) //

Compile PCIe Core

Type these commands in a windows command shell:

cd C:\ml605_pcie_x8_gen1\v6_pcie_v1_5\implement implement.bat > implement.log 2>&1





Create PCIe ACE File (Optional)

Type these commands in a windows command shell:

cd C:\ml605_pcie_x8_gen1\ready_for_download make_ace.bat



- Power on the ML605
- Connect a USB Type-A to Mini-B cable to the USB JTAG connector on the ML605 board
 - Connect this cable to your PC



- Set S2 to 011001 (1 = on, Position $6 \rightarrow$ Position 1)
 - This selects Slave SelectMAP (Positions 5, 4, and 3), Platform Flash (2) and EXT CCLK (1, for PCIe compliance)
- Set S1 to 0XXX (X = Don't care, Position 4 \rightarrow Position 1)
 - This disables the Compact Flash



Run iMPACT:

impact





Select

퉳 New iM

I want to

- Create a new project

– Prenare a PROM File	Welcome to IMPACI
	Please select an action from the list below
	C Configure devices using Boundary-Scan (JTAG)
New iMPACT Project	Automatically connect to a cable and identify Boundary-Scan chain 💌
want to	Prepare a PROM File
C load most recent project Browse	C Prepare a System ACE File
	C Prepare a Boundary-Scan File
Load most recent project file when iMPACT starts create a new project (.ipf) default.ipf Browse	SVF
<u>O</u> K <u>C</u> ancel	OK Cancel

EXILINX.

To generate a PROM file for the XCF128X Platform Flash, select:

– BPI – Configure Single FPGA

🦆 PROM File Formatter					×
Step 1. Select Storage Target	Step 2.	Add Storage Device(s)	Step 3.		Enter Data
Storage Device Type :	Target EPCA	Sporton 2E	General File Detail		Value
Xilinx Flash/PROM	Storage Device (bits)	; 512K .	Checksum Fill Value	FF	
i Spartan3AN i ⊕- SPI Flash	Add Storage Devic	e Remove Storage Device	Output File Name	Untitled	
Configure Single FPGA Configure MultiBoot FPGA			Output File Location	_x8_gen1\read	ly_for_download/ 🕖
Configure Single FPGA			Flash/PROM Fil	e Property	Value
Configure from Paralleled PROMs			File Format		HEX
			Use Power-of-2 for	Start Addr	No
			Number of Bitstream	m	2
			Bitstream 0 Start A	ddress	0
			Bitstream 1 Start A	ddress	675840
			Add Non-Configura	tion Data Files	Yes
			Number of Data File	e	
			I		

Add xcf128x

🐉 PROM File Formatter



×

Set file name and location as desired and click OK

🐉 PROM File Formatter								×
Step 1. Selec	t Storage Target	3	Step 2. Add	Storage Device(s)		Step 3.		Enter Data
Storage Device Type :			Target EPGA	Virtex6		General File Detail		Value
···· Xilinx Flash/PROM ⊡·· Non-Volatile FPGA			Storage Device (Bytes)	xcf128x [16M] 💌		Checksum Fill Value	FF	
Spartan3AN ⊡ SPI Flash			Add Storage Device	Remove Storage Device		Output File Name	ml605_pcie_x8	3_gen1
Configure Single FPG	A PGA		xcf128x [16M]			Output File Location	_x8_gen1/read	dy_for_download 岁
Configure Single FPG	PGA					Flash/PROM Fil	e Property	Value
Generic Parallel PROM	eled PROMs				_	File Format		MCS 💌
						Add Non-Configura	tion Data Files	No
Description:								
In this step, you will enter info	ormation to assist in setting up	and g	enerating a PROM file for th	ne targeted storage device and	d mode.			_
Checksum Fill Valu	e: When data is insufficient to	fill the	e entire memory of a PROM,	the value specified here is use	ed to cal	culate the checksum	of the unused	portions.
Output File Location	n: This allows you to specify the b	he dire	ectory in which the file name	a above will be created				• · · · · ·
 File Fermati DDOM 	tion can be concrated in any n	umbo	r of industry standard form:	Upponding on the 000M f	io termo	t your DDOM progra	1	

<u>0</u>K

Cancel

Add routed.bit from the <design path>\v6_pcie_v1_5\implement\results



Click OK on this dialog

Revision	Start Address [Hex]	End Address [Hex]				
	0	467389				
			_			
			_			
			-			
			-			
			_			
Lindate Address						



From the iMPACT menu, select

Operations \rightarrow **Generate File...**



 After generation completes, under the iMPACT Flows, double click on Boundary Scan

🐉 ISE iMPACT (M.53d) - [Boundary Scan]		-DX
🛞 File Edit View Operations Output Debug	y Window Help	<u>_ 8 ×</u>
iMPACT Flows ↔ □		
Boundary Scan SystemACE Create PROM File (PROM File Formatter)	Right click to Add Device or Initialize JTAG chain	
	20 PROM File Formatter: BPI Flash Single FPGA 🔝 20 Boundary Scan 🔯	
🔕 Errors 🔥 Warnings		
	No Cable Connection No File Open	



From the iMPACT menu, select

 $\textbf{File} \rightarrow \textbf{Initialize Chain}$



S XILINX

- Right click on the SPI/BPI ? and select Add SPI/BPI Flash...
 - Add <design path>\ready_for_download\ml605_pcie_x8_gen1.mcs



Click OK for this dialog

Select Attached SPI/BPI		×
Select the PROM attached to FPGA:		
BPI PROM 💌	XCF128X	•
Data Width:	16	•
Select RS[1:0]b Pin Address Bits:	NOT USED	•
OK	Cancel	



- Right click on the Flash and select Program
 - Use default settings to Erase and Verify device



Erase Before Programming must be selected

Device Programming Properties - Device 2 Programming Properties - Devic	rogramming Properties	×
Category		
Boundary-Scan Device 1 (ACECF xccace)	Property Name	Value
Device 2 (FPGA xc6vlx240t) Device 2 (Attached ELASH_XCE128X)	Verify	v
	General CPLD And PROM Properties	
	Erase Before Programming	v
	FPGA Device Specific Programming Properties	
	After programming Flash	automatically load FPGA with Flash contents <default></default>
	1	
	Г	OK Cancel Apply Help
	L	

EXILINX.

Hardware Setup

Insert the ML605 Board into a PCIe x8 slot (x16 shown)

- Connect PC power to J25, turn on Power Switch





Hardware Setup

 Do not use the PCIe connector from the PC power supply









Hardware Setup

 Do not connect both the ML605 power brick connector (J60) and the four pin ATX power connector at the same time



Note: Presentation applies to the ML605





PciTree	
direct select: bus: dev: func: 1 0 1 0 1 0	show INT routing highest E X I T busnr: 63 About
0.00.0 Host/PCI; Bridg 0.01.0 0->1 (1) PCI/PCI; 0.03.0 0->2 (2) PCI/PCI; 0.07.0 0->3 (3) PCI/PCI; 0.16.0 Generic 8259; P 0.16.1 Generic 8259; P 0.20.0 Generic 8259; P 0.20.1 Generic 8259; P 0.20.2 Generic 8259; P 0.20.3 Generic 8259; P 0.20.4 Generic 8259; P 0.20.5 Ethernet; Netwo 0.26.0 Universal Host 0.26.1 Universal Host 0.26.2 Universal Host 0.26.7 o. serial bus D 0.27.0 o. Multimedia 0.28.0 0->4 (4) 0.28.1 0->6 (6) 0.29.0 Universal Host 0.29.1 Universal Host 0.29.1 Universal Host 0.29.2 Universal Host 0.29.1 Universal Host 0.29.2 Universal Host 0.29.1 Universal Host 0.29.7 o. serial bus D -0.30.0 0->7 (7) <t< td=""><td><pre>0.0.0 Host/PCI; Bridge Device VID: x8086 Intel Corporation DID: x3405 no device name found no (SubVID: x8086 Intel SubID: x4F53 no-name rev.: x12 x10<-INTA# edit ConfReg: hex Write ConfReg hex Write ConfReg refr after wr. Config Space Dump: (type 1 xs) 3405 8086 <00 : DID VID 0010 0000 <04 : Stat Cmd 0600 0012 <08 : BaseClass SubClass I 0000 0000 <10 : BAR 0 0000 0000 <12 : BAR 1 0000 0000 <14 : BAR 1 0000 0000 <14 : BAR 1 0000 0000 <16 : BAR 3 0000 0000 <28 : Cardbus_CIS_Ptr 4F53 8086 <2C : SubID SubVendorID 0000 0000 <38 : reserved 0000 0000 <38 : reserved 0000 0110 <3C : maxLat minGnt IntPir </pre></td></t<>	<pre>0.0.0 Host/PCI; Bridge Device VID: x8086 Intel Corporation DID: x3405 no device name found no (SubVID: x8086 Intel SubID: x4F53 no-name rev.: x12 x10<-INTA# edit ConfReg: hex Write ConfReg hex Write ConfReg refr after wr. Config Space Dump: (type 1 xs) 3405 8086 <00 : DID VID 0010 0000 <04 : Stat Cmd 0600 0012 <08 : BaseClass SubClass I 0000 0000 <10 : BAR 0 0000 0000 <12 : BAR 1 0000 0000 <14 : BAR 1 0000 0000 <14 : BAR 1 0000 0000 <16 : BAR 3 0000 0000 <28 : Cardbus_CIS_Ptr 4F53 8086 <2C : SubID SubVendorID 0000 0000 <38 : reserved 0000 0000 <38 : reserved 0000 0110 <3C : maxLat minGnt IntPir </pre>
PCIbus file bridge	

• Power on the PC

Start PciTree



- Set Number of Configuration Registers to 64
- Click on Refresh dump

S XILINX



Locate the Xilinx Device

- Vendor ID is 0x10EE
- The x8 Gen1 configuration will have a Device ID of 0x6018

S XILINX



- Navigate the linked list in configuration space to locate the PCIe Capabilities Structure
 - See <u>UG517</u> for details
- With the Xilinx device selected, select Register 0x40
 - Register 0x40 points to the next structure
 - 0x48 is the address of the next structure

S XII INX.



Select Register 0x48

- Register 0x48 points to the next structure
- 0x60 is the address of the next structure

S XILINX



Register 0x60

 0x60 is a type 0x10, indicating PCIe
 Capabilities Structure

S XILINX

- Last Structure



Register 0x6C

- Link Capabilities Register
- Indicates the maximum number of lanes and speed (Gen1, Gen2) for device
- The value 0x81 shows this is an x8 Gen1 device (1)
- Link Status Register
 - 0x70
 - Shows the current link status
 - This design trained to x8
 Gen1 (2)

S XILINX

direct select: bus: dev: func: func:
0.00.0 Host/PCI; Bridg 0.01.0 0->1 (1) PCI/PCI; 0.03.0 0->2 (2) PCI/PCI; 1 2.00.0 RAM; Memory Controller VID: x10EE Xilinx Corp DL x6018 no device name found no (SubVID: x1007 no-name 0.016.0 Generic 8259; P 0.16.1 Generic 8259; P 0.20.0 Generic 8259; P 0.20.1 Generic 8259; P 0.20.2 Generic 8259; P 0.20.3 Generic 8259; P 0.20.4 Generic 8259; P 0.20.5 Ethernet; Netwo 0.26.0 Universal Host 0.26.1 Universal Host 0.26.2 Universal Host 0.26.7 o. serial bus D 0.27.0 o. Multimedia 0.28.0 0->4 (4) 0.28.4 0->6 (6) 0.29.0 Universal Host 0.29.1 Universal Host 0.29.2 Universal Host 0.29.1 Universal Host 0.29.2 Universal Host 0.29.7 o. serial bus D 0.29.7 o. serial bus D

Double-click on BAR 0

 BAR 0 Address is machine dependent

Click Yes on the Dialog box seen below



EXILINX



Select auto read memory



_ 🗆 🗡

OK

refr.

view:

25

mem copy

۲

۲

count

verifv

BAR space ✓ auto read memory 00000000 <x0000037C> ٠ 00000000 <x00000380> Memory Space type0 00000000 <x00000384> 00000000 <x00000388> base : d9200000 00000000 <x0000038C> range : fff00000 = 1024 KBvte 00000000 <x00000390> 00000000 <x00000394> <x00000398> 00000000 edit memorv : 00000000 <x0000039C> x00000000 <xD9200000 256 dwore 00000000 <x000003A0> 00000000 <x000003A4> Data: 00000000 <x000003A8> toggle <x000003AC> 00000000 Write Memory 00000000 <x000003B0> 00000000 <x000003B4> loop on/off <x000003B8> 00000000 refresh view after write 00000000 <x000003BC> 00000000 <x000003C0> mem copy: 00000000 <x000003C4> 00000000 <x000003C8> source 00000000 <x000003CC> 00000000 <x000003D0> destination 00000000 <x000003D4> 00000000 <x000003D8> 00000000 <x000003DC> select view range: 00000000 <x000003E0> 00000000 <x000003E4> KB range (0 - 1023): 0 00000000 <x000003E8> • 00000000 <x000003EC> 00000000 <x000003F0> MB range (0 - 0): 0 00000000 <x000003F4> 00000000 <x000003F8> ۰. 00000000 <x000003FC> Display range: load file save file mem test ① 128 Bytes ① 1024 Bytes

Click on the first memory location

 Type <Shift-End> to select 1024 Bytes



Ľ	BAR space				
	00000000	<x00000000></x00000000>	• • • • • •	•	✓ auto read memory OK
	00010001	<x00000004></x00000004>	· o.o. 🗍	٦	
	00020002	<x0000008></x0000008>	0.0.		Memory Space type0
	00030003	<x0000000c></x0000000c>	0.0.		base : d9200000
	00040004	<x00000010></x00000010>	0.0.		range : fff00000 = 1024 KByte
	00050005	<x00000014></x00000014>	0.0.		
	00060006	<x00000018></x00000018>	0.0.		
	00070007	<x0000001c></x0000001c>	0.0.		edit memory :
	00080008	<x00000020></x00000020>	0.0.		
	00090009	<x00000024></x00000024>	0.0.		x00000000 <xd9200000 256="" dword<="" th=""></xd9200000>
	000A000A	<x00000028></x00000028>	0.0.		Data:
	000B000B	<x0000002c></x0000002c>	0.0.		toggle refr.
	00000000	<x00000030></x00000030>	0.0.		Write Memory View:
	00000000	<x00000034></x00000034>	0.0.		Count Press
	000E000E	<x00000038></x00000038>	0.0.		loop on/off
	000F000F	<x0000003c></x0000003c>	0.0.		refresh view after write
	00100010	<x00000040></x00000040>	· D.D.		
	00110011	<x00000044></x00000044>	· D.D.		mem copy:
	00120012	<x00000048></x00000048>	0.0.		men copy.
	00130013	<x0000004c></x0000004c>	· 0.0.		source
	00140014	<x00000050></x00000050>	0.0.		
	00150015	<x00000054></x00000054>	0.0.		destination mem copy
	00160016	<x00000058></x00000058>	0.0.		
	00170017	<x0000005c></x0000005c>	0.0.		
	00180018	<x00000060></x00000060>	0.0.		select view range:
	00190019	<x00000064></x00000064>	0.0.		
	001A001A	<x00000068></x00000068>	0.0.		KB range (0 - 1023): 0
	001B001B	<x0000006c></x0000006c>	0.0.		
	001C001C	<x00000070></x00000070>	0.0.		
	001D001D	<x00000074></x00000074>	0.0.		MP = range (0 = 0) = 0
	001E001E	<x00000078></x00000078>	0.0.		MB range (0 = 0): 0
	001F001F	<x0000007c></x0000007c>	0.0.		4
	00200020	<x00000080></x00000080>	· · ·]	-	
					Display range:
	mem test	load file	save fil	e	C 128 Bytes 💿 1024 Bytes

Write Memory

- Select count
- Click Write Memory
- Click refr view
- View results counting up to FF



😤 BAR spa	ce		×
000000	00 <x0000000< th=""><th>· 🔺</th><th>✓ auto read memory OK</th></x0000000<>	· 🔺	✓ auto read memory OK
000000	00 <x0000004< th=""><th>· 🗖</th><th></th></x0000004<>	· 🗖	
000000	00 <x0000008></x0000008>	·	Memory Space type0
000000	00 <x000000c< th=""><th>·</th><th>base : d9200000</th></x000000c<>	·	base : d9200000
000000	00 <x00000010></x00000010>	·	range : fff00000 = 1024 KByte
000000	00 <x00000014></x00000014>	· 🦳	
000000	00 <x0000018></x0000018>	·	
000000	00 <x000001c< th=""><th>•</th><th>edit memory :</th></x000001c<>	•	edit memory :
000000	00 <x000000203< th=""><th>•</th><th></th></x000000203<>	•	
000000	00 <x00000024< th=""><th>•</th><th>x00000000 <xd9200000 256="" dword<="" th=""></xd9200000></th></x00000024<>	•	x00000000 <xd9200000 256="" dword<="" th=""></xd9200000>
000000	00 <x00000028< th=""><th>•</th><th>x00000000 Data:</th></x00000028<>	•	x00000000 Data:
000000	00 <x0000002c< th=""><th>•</th><th>toggle refr.</th></x0000002c<>	•	toggle refr.
000000	00 <x00000030< th=""><th>•</th><th>Write Memory Count view:</th></x00000030<>	•	Write Memory Count view:
000000	00 <x00000034< th=""><th>•</th><th></th></x00000034<>	•	
000000	00 <x0000038:< th=""><th>•</th><th>loop on/off</th></x0000038:<>	•	loop on/off
000000	00 <x0000003c< th=""><th>•</th><th>refresh view after write</th></x0000003c<>	•	refresh view after write
000000	00 <x00000040< th=""><th>•</th><th></th></x00000040<>	•	
000000	00 <x00000044></x00000044>	·	mem copy:
000000	00 <x00000048></x00000048>	·	
000000	00 <x000004c< th=""><th>•</th><th>source</th></x000004c<>	•	source
000000	00 <x00000050></x00000050>	•	
000000	00 <x00000054:< th=""><th>•</th><th>destination mem copy</th></x00000054:<>	•	destination mem copy
000000	00 <x00000058:< th=""><th>•</th><th></th></x00000058:<>	•	
000000	00 <x0000005c< th=""><th>•</th><th></th></x0000005c<>	•	
000000	00 <x00000060< th=""><th>•</th><th>-select view range:</th></x00000060<>	•	-select view range:
000000	00 <x000000643< th=""><th>• • • • • •</th><th>-</th></x000000643<>	• • • • • •	-
000000	00 <x00000068< th=""><th>·</th><th>KB range (0 - 1023): 0</th></x00000068<>	·	KB range (0 - 1023): 0
000000	00 <x0000006c3< th=""><th>•</th><th></th></x0000006c3<>	•	
000000	00 <x000000703< th=""><th>•</th><th></th></x000000703<>	•	
000000	00 <x000000743< th=""><th>•</th><th>MB range (0 - 0): 0</th></x000000743<>	•	MB range (0 - 0): 0
000000	00 <x000000783< th=""><th>• • • • •</th><th></th></x000000783<>	• • • • •	
000000	00 <x0000007c3< th=""><th>· · · · · ·</th><th>I ↓ </th></x0000007c3<>	· · · · · ·	I ↓
1 000000	00 <x000000803< th=""><th>• 🔟</th><th></th></x000000803<>	• 🔟	
			Display range:
mem tes	t load file	save file	C 128 Bytes 💿 1024 Bytes

Restore Memory

- Deselect count
- Click Write Memory
- Click refr view
- Memory is reset to zeros



Virtex-6 PCIe x8 Gen1 Capability

- ML605 Supports PCIe Gen1 and Gen2 Capability
 - x4, x2, or x1 Gen2 lane width
 - x8 Gen2 not supported in -1 parts
- LogiCORE PIO Example Design
 - RDF0008.zip
 - Available through http://www.xilinx.com/ml605
- LogiCORE Integrated Block for PCI Express
 - See UG517 for details







References

PCIe Base Specification

- PCI SIG Web Site

http://www.pcisig.com/home

- Virtex-6 PCle
 - PCIe Product Overview

http://www.xilinx.com/products/ipcenter/V6 PCI Express Block.htm

- Virtex-6 FPGA Integrated Block v1.5 for PCI Express User Guide <u>http://www.xilinx.com/support/documentation/ip_documentation/v6_pcie_ug517.pdf</u>
- Virtex-6 FPGA Integrated Block v1.5 for PCI Express Data Sheet
 http://www.xilinx.com/support/documentation/ip_documentation/v6_pcie_ds715.pdf
- IP Release Notes Guide

http://www.xilinx.com/support/documentation/ip_documentation/xtp025.pdf







Documentation

Virtex-6

- Virtex-6 FPGA Family

http://www.xilinx.com/products/virtex6/index.htm

ML605 Documentation

- Virtex-6 FPGA ML605 Evaluation Kit

http://www.xilinx.com/products/devkits/EK-V6-ML605-G.htm

- ML605 Hardware User Guide

http://www.xilinx.com/support/documentation/boards_and_kits/ug534.pdf

- ML605 Reference Design User Guide

http://www.xilinx.com/support/documentation/boards and kits/ug535.pdf

