

# **PCI Express Gen3**

## Hardware and Probing Guide



## Notices

© Agilent Technologies, Inc. 2012

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Agilent Technologies, Inc. as governed by United States and international copyright laws.

#### **Document History**

Second Edition, February, 2012

#### **Trademarks**

Windows 2000<sup>®</sup>, Windows XP<sup>®</sup>, and Microsoft .NET Framework 1.1<sup>®</sup> are U.S. registered trademarks of Microsoft Corporation.

#### **Manual Part Number**

U4301-97000

#### **Edition**

Second Edition February 2012

Available in electronic format only

Agilent Technologies, Inc. 1900 Garden of the Gods Road Colorado Springs, CO 80907 USA

#### Warranty

The material contained in this document is provided "as is," and is subject to being changed, without notice, in future editions. Further, to the maximum extent permitted by applicable law, Agilent disclaims all warranties, either express or implied, with regard to this manual and any information contained herein, including but not limited to the implied warranties of merchantability and fitness for a particular purpose. Agilent shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein. Should Agilent and the user have a separate written agreement with warranty terms covering the material in this document that conflict with these terms, the warranty terms in the separate agreement shall control.

#### **Technology Licenses**

The hardware and/or software described in this document are furnished under a license and may be used or copied only in accordance with the terms of such license.

#### **Restricted Rights Legend**

If software is for use in the performance of a U.S. Government prime contract or subcontract, Software is delivered and licensed as "Commercial computer software" as defined in DFAR 252.227-7014 (June 1995), or as a "commercial item" as defined in FAR 2.101(a) or as "Restricted computer software" as defined in FAR 52.227-19 (June 1987) or any equivalent agency regulation or contract clause. Use, duplication or disclosure of Software is subject to Agilent Technologies' standard commercial license terms, and non-DOD Departments and Agencies of the U.S. Government will receive no greater than Restricted Rights as defined in FAR 52.227-19(c)(1-2) (June 1987). U.S. Government users will receive no greater than Limited Rights as defined in FAR 52.227-14 (June 1987) or DFAR 252.227-7015 (b)(2) (November 1995), as applicable in any technical data.

#### **Safety Notices**

#### CAUTION

A **CAUTION** notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a **CAUTION** notice until the indicated conditions are fully understood and met.

## WARNING

A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in personal injury or death. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.

## **Safety Summary**

Safety Symbols	
on Instruments	Sa

Safety Symbol	Description
A	Indicates warning or caution. If you see this symbol on a product, you must refer to the manuals for specific Warning or Caution information to avoid personal injury or damage to the product.
<i>.</i>	Frame or chassis ground terminal. Typically connects to the equipment's metal frame.
A	Indicates hazardous voltages and potential for electrical shock.
À	Indicates that antistatic precautions should be taken.
	Indicates hot surface. Please do not touch.
	Indicates laser radiation turned on.
<b>\$₽</b> °	CSA is the Canadian certification mark to demonstrate compliance with the Safety requirements.
(CES/NMB-001) ISM GRP 1-A	CE compliance marking to the EU Safety and EMC Directives. ISM GRP-1A classification according to the international EMC standard. ICES/NMB-001 compliance marking to the Canadian EMC standard.

#### **General Safety Precautions** The following general safety precautions must be observed during all phases of operation of this instrument. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the instrument.

Agilent Technologies Inc. assumes no liability for the customer's failure to comply with these requirements.

Before operation, review the instrument and manual for safety markings and instructions. You must follow these to ensure safe operation and to maintain the instrument in safe condition.

**General** This product is a Safety Class 1 instrument (provided with a protective earth terminal). The protective features of this product may be impaired if it is used in a manner not specified in the operation instructions.

All Light Emitting Diodes (LEDs) used in this product are Class 1 LEDs as per IEC 60825-1.

#### **Environment** Conditions This instrument is intended for indoor use in an installation category II, pollution degree 2 environment. It is designed to operate at a maximum relative humidity of 95% and at altitudes of up to 2000 meters.

Refer to the specifications tables for the ac mains voltage requirements and ambient operating temperature range.

**Before Applying Power** Verify that all safety precautions are taken. The power cable inlet of the instrument serves as a device to disconnect from the mains in case of hazard. The instrument must be positioned so that the operator can easily access the power cable inlet. When the instrument is rack mounted the rack must be provided with an easily accessible mains switch.

**Ground the Instrument** To minimize shock hazard, the instrument chassis and cover must be connected to an electrical protective earth ground. The instrument must be connected to the ac power mains through a grounded power cable, with the ground wire firmly connected to an electrical ground (safety ground) at the power outlet. Any interruption of the protective (grounding) conductor or disconnection of the protective earth terminal will cause a potential shock hazard that could result in personal injury.

Do Not Operate in an Explosive Atmosphere

Do Not Remove<br/>the Instrument<br/>CoverOperating personnel must not remove instrument covers. Component<br/>replacement and internal adjustments must be made only by qualified<br/>personnel.

Instruments that appear damaged or defective should be made inoperative and secured against unintended operation until they can be repaired by qualified service personnel.

Environmental Information



## Hardware and Probing for PCI Express Gen3—At a Glance



The PCIe Gen3 exerciser and protocol analyzer support all PCIe 3.0 speeds, including 2.5 GT/s (Gen1) and 5.0 GT/s (Gen2) through PCIe 8 GT/s (Gen3), and they support link widths from x1 to x16.

The U4305 PCIe Gen3 exerciser lets you use a link training sequencer state machine (LTSSM) exerciser to provide stimulus when testing links. The U4305 exerciser is a standard height, half-length card as described in the PCI Express specification, and fits into DUT or test backplane slots.

The U4301A PCIe Gen3 analyzer lets you capture and decode PCI Express data and view it in a Protocol Viewer window. The U4301A analyzer is a module (or modules) installed in an Agilent AXIe chassis (for example the M9502A portable 2-slot chassis).

You can use a U4301A analyzer module to capture data in a unidirectional (upstream or downstream upto x16 link width) setup or a bidirectional (upto x8 link width) setup. This module supports x1 to x8 bidirectional data capture using the same module.

There are currently three DUT probing options for the U4301A analyzer module:

- U4321A Solid Slot Interposer
- U4322A Soft Touch midbus 3.0 probe
- U4324A PCIe Gen3 Flying Lead probe

**See** • "In This Guide" on page 6

## In This Guide

For an overview and list of features, see: "Hardware and Probing for PCI Express Gen3–At a Glance" on page 5

This guide describes the probing options available for PCI Express Gen3 devices and how to make connections from the device under test (DUT) to the Agilent PCIe Gen3 protocol analyzer and exerciser modules.

- See Also
   For information on Agilent chassis, module, and software installation, see: 
   "Agilent AXIe based Logic Analysis and Protocol Test Modules Installation Guide". This guide is available on www.agilent.com and is also installed with the Logic Analyzer software.
  - For information on using the protocol analysis application software, see the application software's online help.

## Contents

Safety Summary 3 Hardware and Probing for PCI Express Gen3—At a Glance 5 In This Guide 6

### 1 U4305A Exerciser Card

U4305A Exerciser Card - Introduction 12 Features 13 Components 14 Exerciser Card Status LEDs 17 U4305A Exerciser Card as an Endpoint 19 U4305A Exerciser Card as a Root Complex 20 Keep-Out Volume for U4305A Exerciser Card 21

#### 2 U4301A Analyzer Module

#### **3 U4321A Solid Slot Interposer Card**

U4321A Solid Slot Interposer Description 28

Setting up a bidirectional (x1-x8) configuration using a U4321A SSI Card33For a x8 bidirectional configuration33For a x1, x2, or x4 bidirectional configuration34

Setting up a unidirectional (x1-x16) configuration using a U4321A SSI Card35For a x16 downstream configuration35

For a x1, x2, x4, or x8 downstream configuration 36

For a x16 upstream configuration 37

For a x1, x2, x4, or x8 upstream configuration 38

Setting up a x16 upstream and downstream configuration using a U4321A SSI Card 40

U4321A Solid Slot Interposer Dimensions 42

#### 4 Soft Touch Midbus 3.0 Probes

**DUT Mechanical Design Considerations** 46 **Footprint for Probe** 46 Keep-Out Volume for Probe and Retention Module Dimensions 49 **Footprint for Reference Clock Connector** 49 Keep-Out Volume for Reference Clock Connector 50 **DUT Electrical Design Considerations** 51 **Routing Considerations** 51 53 Load Model for Probe **Electrical Requirements for Reference Clock Connector** 54 Load Model for Reference Clock Connector 54 Supported Footprint Pinouts and Pod Connections 55 x16 Straight Footprint 56 x16 Swizzled Footprint 58 x16 Unidirectional Footprint 61 x8 Bidirectional Footprint 63 Two x8 Unidirectional Footprint 65 Two x4 Bidirectional Footprint 67 x4 Bidirectional Footprint 69 Two x4 Unidirectional Footprint 71 Two x2 Bidirectional Footprint 73 Two x2 Unidirectional Footprint 75 x1 Bi-directional Footprint 77 Two x1 Bidirectional Footprint 79 Two x1 Unidirectional Footprint 81 84 **Probe Installation Instructions** Bolting Probe Head and Retention Module onto DUT 84 Inserting Probe Head into Retention Module on DUT 86 **Probe Characteristics** 88 5 PCIe Gen3 Flying Lead Probes U4324A PCIe Gen3 Flying Lead Probe Description 90 When to use a U4324A Flying Lead Probe 90 **Probe Components** 90 N5426A ZIF Tip 92 **Probe Characteristics** 94 Installing a U4324A Probe 96 Labelling the probes 97

Supported Link Configurations 99

Setting Up a Unidirectional Configuration using U4324A Probes 101
For a x1 unidirectional link configuration 101
For a x2 or a x4 unidirectional link configuration 102
For a x8 unidirectional link configuration 103
For a x16 unidirectional link configuration 104
For two x1 unidirectional links configuration 105
For two x2 or x4 unidirectional links configuration 107
For two x8 unidirectional links configuration 108
Setting Up a Bidirectional Configuration using U4324A Probes 110
For a x1 bidirectional link configuration 110
For a x2 bidirectional link configuration 112
For a x4 bidirectional link configuration 115
For a x8 bidirectional link configuration 117
For two x1 bidirectional links configuration 119
For two x2 or x4 bidirectional links configuration 121

Setting up a x16 upstream and downstream configuration using U4324A probes 123

Index



PCI Express Gen3 Hardware and Probing Guide

1

## **U4305A Exerciser Card**

U4305A Exerciser Card - Introduction 12 Features 13 Components 14 U4305A Exerciser Card as an Endpoint 19 U4305A Exerciser Card as a Root Complex 20 Keep-Out Volume for U4305A Exerciser Card 21

This chapter provides information on the U4305A exerciser card used for testing PCIe devices. This chapter describes the card's emulation modes, hardware features, components, and sample hardware configuration scenarios for this card in the overall setup.



## **U4305A Exerciser Card - Introduction**

The Agilent U4305A exerciser card is a test and debug tool that provides features for testing the next generation of PCI Express technology. You can use this card to stimulate components on system boards and cards with various test scenarios. The Exerciser card can emulate a PCIe device or topology and can provide test conditions to test components on system boards and cards.

In this release, the U4305A Exerciser card provides only the functions of an LTSSM to help you perform thorough PCIe link testing and validation testing for the DUT's LTSSM. As an LTSSM Tester, the Exerciser card helps you verify the DUT's LTSSM state transitions and timeout implementations.

The U4305A Exerciser card can emulate a PCIe endpoint and act as a Downstream Component (DSC) for a System Under Test. It can also emulate a root complex and act as an Upstream Component to stimulate a PCIe Device Under Test. Refer to the topics "U4305A Exerciser Card as an Endpoint" on page 19 and "U4305A Exerciser Card as a Root Complex" on page 20 to know more.

NOTE

For information on installing and configuring the U4305A exerciser card, refer to Agilent PCIE Exerciser Gen3, Installation Guide.

For information on how to use the U4305A exerciser card, refer to Agilent Protocol Exerciser for PCI Express, User Guide.

## **Features**

This topic describes the features of the U4305A exerciser card.

- U4305A is a standard height, half-length card as described in the PCI Express specification, and fits into every system including blade servers.
- U4305A supports LTSSM functions for up to x16 link widths.
- U4305A supports simultaneous use of LTSSM and Protocol Exerciser functions, without requiring any configuration.
- U4305A supports Gen1 (2.5 GT/s), Gen2 (5.0 GT/s), and Gen3 (8.0 GT/s) speeds as per PCIe specifications.
- You can manage, control, and use the U4305A Exerciser card using the Protocol Exerciser GUI and APIs.

#### 1 U4305A Exerciser Card

## **Components**

This topic describes the hardware components of the U4305A exerciser card.

Figure 1 and Figure 2 display the U4305A exerciser card to indicate the various components of this card.



Status LEDs (on the board)

Figure 1 U4305A Exerciser Card



Figure 2 U4305A Exerciser Card components on front bracket

The hardware components displayed in the above figures of the U4305A Exerciser card are described:

- Edge Connector- This component is used to connect the U4305A card with a PCIe Connector on the backplane board, or with a system.
- **Status LEDs (on board)** This component has the LEDs to display the status information about the participating lanes of the link and power status of board and exerciser card. Sixteen LEDs displaying the lane status are in the upper left corner of the board and the remaining seven LEDs are in the upper right corner of the board. The module number to which U4305A is configured is also displayed in the upper left corner.

To get a description of each LED on the board, refer to "Exerciser Card Status LEDs" on page 17.

- **Status LEDs (on front bracket)** The green LED represents the link speed status and has the following different states:
  - *No light* means there is no link up between the Exerciser card and DUT.
  - Green light means there is a link up at the Gen3 speed (8.0 GT/s).
  - *Fast blinking light* means there is a link up at the Gen2 speed (5.0 GT/s).
  - *Slow blinking light* means there is a link up at the Gen1 speed (2.5 GT/s).

The red LED on the front bracket will be on until the FPGA receives a valid configuration.

- **USB Connector** This component is used to connect U4305A with the controller PC using the USB cable.
- **Power Supply Connector** This component is used to connect U4305A with the external power supply.

Use the power supply delivered with U4305A only.

• **TRIG OUT Connector**— This component is used to connect the U4305A card with other instruments such as a Protocol Analyzer to trigger these instruments. The Exerciser card generates a trigger out pulse when a specified trigger out condition is met.

The electrical characteristics of TRIG OUT are: TTL levels series terminated with 50 Ohms. Vout High Min (no load termination) = 2.4V, Vout Low Max (no load termination) = 0.4V; Vout High Min (with 50 Ohms External termination to GND) = 1.2V, Vout Low Max (with 50 Ohms External termination to GND) = 0.2V.

• **TRIG IN Connector**— This component is used to connect the U4305A card with other instruments such as a Protocol Analyzer to receive a trigger from these instruments when a specified condition is met.

The electrical characteristics of TRIG IN are: Vin Low Max = 0.9V, Vin High Min = 2.0V max, Input current +/- 5uA.

## WARNING Do not directly touch any component on the U4305A exerciser card. It may be hot.

#### CAUTION

Components on the U4305A exerciser card are sensitive to the static electricity. Therefore, take necessary anti-static precautions, such as wear a grounded wrist strap, to minimize the possibility of electrostatic damage. This component comes with a protective foam cover to protect it from electrostatic damage (Figure 3).



Figure 3 Protective Foam Cover for Edge Connector

NOTE

Please remove the protective foam cover before using the card, and attach it again when the card is not in use.

## **Exerciser Card Status LEDs**

The U4305A Exerciser card has a number of status LEDs on the board and on the front bracket. This topic describes the meaning of each of these status LEDs.

The following figure displays the status LEDs on board.



Figure 4 Exerciser card status LEDs

The following tables describe the status LEDs on board and on the front bracket.

LED Name/Label	Description
16 status LEDs in upper left corner of the board	Displays the status of the lanes (x1- x16) in the link. All these LEDs are off if the link is not up. If the link is up, then the LEDs are on for only those lanes that are participating in the link.
РОК	When this LED is ON, it indicates that the FPGA power supplies are operating. This is displayed in the upper right corner of the board.
ИРОК	When this LED is ON, it indicates that the Power supplies for the microprocessor system and USB are operating. This is displayed in the upper right corner of the board.
НВ	This LED represents the Heartbeat. It blinks at about 1 second rate to indicate that the microprocessor is operating. This is displayed in the upper right corner of the board.
DONE	When this LED is on, it indicates that FPGA has been programmed successfully. This is displayed in the upper right corner of the board.
PE3.3	When this LED is on, it indicates that the +3.3V PCI Express power supply from the bottom (SYS) connector is up. This is displayed in the upper right corner of the board.
3.3VA	When this LED is on, it indicates that the +3.3V Aux PCI Express power supply from the bottom (SYS) connector is up. This is displayed in the upper right corner of the board.
PE12V	When this LED is on, it indicates that the +12V PCI Express power supply from the bottom (SYS) connector is up. This is displayed in the upper right corner of the board.

Table 1Status LEDs on the board

Table 2	Status LEDs on front bracket

LED Name/Label	Description
Green LED, <i>No light</i>	There is no link up between the Exerciser card and DUT.
Green LED, <i>Green</i>	There is a link up at the Gen3 speed (8.0 GT/s).
Green LED, Fast Blinking light	There is a link up at the Gen2 speed (5.0 GT/s).
Green LED, Slow Blinking light	There is a link up at the Gen1 speed (2.5 GT/s).
Red LED	The red LED on the front bracket will be on until the FPGA receives a valid configuration.

## **U4305A Exerciser Card as an Endpoint**

This topic introduces you to the U4305A exerciser card emulating a PCIe endpoint.

**NOTE** For detailed information on how to set up the U4305A exerciser card as a PCIe endpoint, refer to the Agilent PCIE Exerciser Gen3 Installation guide.

You can use the U4305A exerciser card as an endpoint to stimulate a System Under Test into various test scenarios for LTSSM testing. To accomplish this, you plug the exerciser card as a normal PCIe device into the motherboard under test through the Edge connector of the card.

A controller system hosts the Protocol Exerciser software and hardware support services to control and manage the Exerciser card. Exerciser card is connected to this controller system through a USB cable. The following figure displays a sample hardware setup in which the U4305A exerciser card is emulating a PCIe endpoint.



Figure 5 Exerciser card emulating a PCIe endpoint

## **U4305A Exerciser Card as a Root Complex**

This topic introduces you to the U4305A exerciser card emulating a root complex.

**NOTE** For detailed information on how to set up the U4305A exerciser card as a root complex, refer to the Agilent PCIE Exerciser Gen3 Installation guide.

You can use the U4305A exerciser card as a root complex to stimulate a DUT into various LTSSM test scenarios. To accomplish this, you plug the exerciser card into a passive backplane board through the Edge connector of the card. In this case, the Exerciser card communicates to the DUT through the bottom connectors.

A controller system hosts the Protocol Exerciser software and hardware support services to control and manage the Exerciser card. Exerciser card is connected to this controlling system through a USB cable. The following figure displays a sample hardware setup in which the U4305A exerciser card is emulating a PCIe root complex.



**Figure 6** Exerciser card emulating a root complex

## **Keep-Out Volume for U4305A Exerciser Card**

All dimensions in the following figure are in millimeters.



Figure 7 Keep-Out Volume for U4305A Exerciser Card

### 1 U4305A Exerciser Card



This chapter provides information on the U4301A analyzer module used for PCIe.



Figure 8 U4301A Analyzer Module



Component	Description
OOS (Out of Service) LED	<ul> <li>Indicates the power-ready status of the U4301A module. This LED turns red during the power-on-self-test execution on the chassis bootup. The LED then dims and finally turns off when the U4301A module is in a power-ready status. The LED turns red again only when a power fault condition occurs for the module.</li> <li><b>Red, steady</b> - If the LED remains red and does not turn off, then it indicates a power fault condition. In such a situation, the module may require repair/service. Contact your Agilent representative to replace or service the module.</li> <li><b>Off</b> - This indicates that the module has detected no power failures and is in a power-ready status.</li> </ul>
Interface Port	This component is used to share information with another U4301A analyzer module in the same chassis. The features of this component are not yet supported.
Pods 1-4	The module has four Pod inputs labelled as Pod 1-4 in different colors. You use these pod inputs to connect the U4301A module to probes to create a unidirectional (upstream or downstream and upto x16) or a bidirectional (upto x8) setup.
Channel Status LEDs	<ul> <li>Each pod input on the module provides four channels. For each of these channels, a channel status LED is provided making it a total of 16 channel LEDs on the module. These 16 LEDs, labeled 0 to 15, are used to indicate the status of each channel. The following color coding is used for these LEDs to indicate the channel status.</li> <li>Red - This means that there are no signals or the lane is electrically idle.</li> <li>Blinking Red - This means that there is no frame sync on the lane.</li> <li>Orange - This means that the data on the lane is not de-skewed.</li> <li>Green - This means that the lane is not configured. Based on the link width that you select in the U4301 Connection Setup tab of the Logic Analyzer GUI, the number of lanes on the U4301 module are used. The LEDs of only the used lanes glow. For example, if you are using the x4 link width, then the LEDs of only four channels will glow and the rest of the LEDs will be off</li> </ul>

As shown in Figure 8, the U4301A analyzer module has the following components:

Component	Description
Speed LEDs	<ul> <li>Each pod has a speed LED making it a total of four speed LEDs for a U4301A Analyzer module. These LEDs indicate the link speed associated with the pod channels. Out of these four speed LEDs, the speed LED of only that pod glows on which the logical lane 0 is present. The remaining three speed LEDs will be off. In case of a x8 bidirectional configuration of a U4301A module, the speed LEDs of only those two pods glow on which the logical lane 0 is present for upstream and downstream directions. The remaining two speed LEDs will be off. For instance, if pod1 has logical lane 0 for the upstream direction and pod3 has logical lane 0 for the downstream direction, then the speed LEDs of only these two pods will glow.</li> <li>The following color coding is used to interpret the status of the speed LED of the pod on which the logical lane 0 is present.</li> <li>Off - This means that the system is not configured.</li> <li><b>Red</b> - This means that the link speed is 2.5 Gb/s.</li> <li><b>Green</b> - This means that the link speed is 8 Gb/s.</li> <li><b>Blue</b> - This means that the link speed is 8 Gb/s.</li> <li>If you selected a fixed speed (Gen1, Gen2, or Gen3) for U4301A in the Capture setup tab of the Logic Analyzer GUI, then the speed LED will glow according to the detected speed.</li> </ul>
Trigger In/Out	<ul> <li>These connectors are used to listen to an external trigger in from a device or to send an external trigger out to another device. However, these connectors on the U4301A module are not currently functional. Instead of using these connectors, you can use the Trigger In/Out connectors located on the Embedded System Module (ESM) of the Agilent AXIe chassis to send or receive external trigger in and out events.</li> <li>The following are some important points about the Trigger In/Out connectors:</li> <li>The Trigger In connector of the AXIe chassis has an adjustable threshold input of +/-5V range and 250 mV minimum swing.</li> <li>The Trigger Out connector of the AXIe chassis extends the parallel trigger bus to external instruments. The trigger out characteristics are 3.3V CMOS, 50W line drive, and 3-state.</li> <li>Maximum trigger input voltage should not exceed 3.3 V.</li> <li>Trigger Out and 10 MHz Out have nominal output level of 2.0 V with 20 ns minimum pulse width.</li> <li>Minimum Trigger In duration is 20 ns.</li> </ul>

## WARNING

Do not directly touch any component on the analyzer module. It may be hot.

## CAUTION

Components on the analyzer module are sensitive to the static electricity. Therefore, take necessary anti-static precautions, such as wear a grounded wrist strap, to minimize the possibility of electrostatic damage.

## 2 U4301A Analyzer Module



PCI Express Gen3 Hardware and Probing Guide

3

# **U4321A Solid Slot Interposer Card**

- U4321A Solid Slot Interposer Description 28
- Setting up a bidirectional (x1-x8) configuration using a U4321A SSI Card 33
- Setting up a unidirectional (x1-x16) configuration using a U4321A SSI Card 35
- Setting up a x16 upstream and downstream configuration using a U4321A SSI Card 40

U4321A Solid Slot Interposer Dimensions 42

This chapter provides information on the U4321A solid slot interposer card used for PCIe Gen3.



#### **3** U4321A Solid Slot Interposer Card

## **U4321A Solid Slot Interposer Description**

The U4321A solid slot interposer card comes in four form factors: x1, x4, x8, and x16 link width.

The following figures show the U4321A solid slot interposer card for the x16 link width.



Figure 9 U4321A Solid Slot Interposer Card (primary side)



**Figure 10** U4321A Solid Slot Interposer Card (secondary side)

Components shown in the above figure are described below:

- Add-in Card Connector— This component is used to connect any add-in PCIe card at the top of the U4321A solid slot interposer.
- Edge Connector- This component is used to connect U4321A solid slot interposer with a PCIe Connector on the backplane board or with a system.

This component comes with a protective foam cover to protect it from electrostatic damage.



Figure 11 Protective Foam Cover for Edge Connector

#### **3** U4321A Solid Slot Interposer Card

### NOTE

Please remove the protective foam cover before using the card, and attach it again when the card is not in use.

- Ports- The U4321A solid slot interposer has the following ports:
  - Port A This port is for lanes 0-7, upstream.
  - Port B This port is for lanes 8-15, upstream.
  - Port C This port is for lanes 8-15, downstream.
  - Port D This port is for lanes 0-7, downstream.

If you use the U4321A solid slot interposer for x1, x4, or x8 link widths, Ports B and C are not available.

• **Cables**— These are the *U4321-61601 Solid Slot Interposer* cables that connect the U4301A PCIe 8Gb/s analyzer module to the U4321A solid slot interposer.

The following figure shows one U4321-61601 cable.



Figure 12 U4321-61601 Solid Slot Interposer Cable

To use this cable, plug its *tail connectors* into the POD connectors of the U4301A analyzer module, and plug its *port connector* into the ports of the U4321A solid slot interposer.

A x8 (or x4 and x1) setup requires two U4321-61601 cables, and a x16 setup requires four U4321-61601 cables.

The following figure shows two U4321-61601 cables connected to Ports A and D.



Figure 13 U4321A Solid Slot Interposer Card with attached cables for x8 link width

The following figure shows four U4321-61601 cables connected to all the four ports.



Figure 14 U4321A Solid Slot Interposer Card with attached cables for x16 link width

•	Status LED1– This component indicates whether the U4321A solid slot
	interposer is powered. It has the following two states:

- No light state means the solid slot interposer is not powered.
- Green light means the solid slot interposer is powered.
- **Status LED2** This component indicates whether the overheating protection is turned on. It has the following two states:
  - *No light* state means the overheating protection turned off. The U4321A solid slot interposer works in the operating mode.
  - *Red light* means the overheating protection turned on. The U4321A solid slot interposer works in overheating protection mode and operative voltage is turned down. Key the **Reset Button** to leave off overheating protection mode.
- **Reset Button** This component switches off the heating protection mode and resets "PCIe Reset" LED.
- **Heat Sink** This component absorbs and dissipates heat of the solid slot interposer.
- Heat Protection Cover– This component prevents unpremeditated touch to underside.
- **Power Supply Connector** This component is used to connect the U4321A solid slot interposer to the external power supply.

Only use the power supply delivered with the U4321A solid slot interposer.

NOTE Power supply specifications are: Input: 100 - 250V~, 50/60Hz 1.25-0.56A MAX DC Output: +12V 5A 60W MAX

## WARNING Do not directly touch any component on the U4321A solid slot interposer card. It may be hot.

#### CAUTION

Components on the U4321A solid slot interposer card are sensitive to the static electricity. Therefore, take necessary anti-static precautions, such as wear a grounded wrist strap, to minimize the possibility of electrostatic damage.

## Setting up a bidirectional (x1-x8) configuration using a U4321A SSI Card

## For a x8 bidirectional configuration

You need a single U4301A Analyzer module and a U4321A SSI card with two U4321-61601 cables for a x8 bidirectional setup.

Perform the following steps for a x8 bidirectional hardware and probing setup.

- **1** Plug the port connector of the first U4321-61601 cable into the upstream Port A of the U4321A solid slot interposer.
- **2** Plug the tail connectors of the first U4321-61601 cable into the POD connectors of Pod 1 and 2 of the U4301A Analyzer module.
- **3** Plug the port connector of the second U4321-61601 cable into the downstream Port D of the U4321A solid slot interposer.
- **4** Plug the tail connectors of the second U4321-61601 cable into the POD connectors of Pod 3 and 4 of the same U4301A analyzer module.

The following figure illustrates a x8 bidirectional setup when a single U4301A module is used to probe and capture data in downstream as well as upstream directions.



**Figure 15** x8 bidirectional setup using a U4321A solid slot interposer card and a single U4301A module

### For a x1, x2, or x4 bidirectional configuration

For a x1, x2, or x4 bidirectional setup, you need the same hardware and probing setup as described above for a x8 bidirectional setup. The only difference would be that you need to plug the tail connectors of the:

- first U4321-61601 cable into the POD connector of Pod 2 of the U4301A Analyzer module.
- second U4321-61601 cable into the POD connector of Pod 4 of the U4301A Analyzer module.

## Setting up a unidirectional (x1-x16) configuration using a U4321A SSI Card

#### For a x16 downstream configuration

You need a single U4301A Analyzer module and a U4321A SSI card with two U4321-61601 cables for a x16 downstream setup.

Perform the following steps for a x16 downstream hardware and probing setup.

- **1** Plug the port connector of the first U4321-61601 cable into Port D of the U4321A solid slot interposer.
- **2** Plug the port connector of the second U4321-61601 cable into Port C of the U4321A solid slot interposer.
- **3** Plug the tail connectors of the first U4321-61601 cable into POD 1 and 2 of the U4301A analyzer module.
- **4** Plug the tail connectors of the second U4321-61601 cable into POD 3 and 4 of the U4301A analyzer module.

The upstream ports A and B of the U4321A SSI card will not be utilized in this setup.

The following figure illustrates a x16 downstream setup.



**Figure 16** x16 downstream setup using a U4321A Slot Interposer card and a U4301A module

## For a x1, x2, x4, or x8 downstream configuration

For a x1, x2, x4, or x8 downstream setup, you need a a single U4301A Analyzer module, a U4321A SSI card, and a U4321-61601 cable. For these setups, follow the same steps as described above for a x16 downstream setup except with the following differences:

• you would use only Port D of the SSI card
• you would use Pod 1 and 2 of the U4301A module (in case of a x8 setup) and Pod 2 of the U4301A module (in case of a x1, x2, or x4 setup).

## For a x16 upstream configuration

You need a single U4301A Analyzer module and a U4321A SSI card with two U4321-61601 cables for a x16 upstream setup.

Perform the following steps for a x16 upstream hardware and probing setup.

- 1 Plug the port connector of the first U4321-61601 cable into Port A of the U4321A solid slot interposer.
- **2** Plug the port connector of the second U4321-61601 cable into Port B of the U4321A solid slot interposer.
- **3** Plug the tail connectors of the first U4321-61601 cable into POD 1 and 2 of the U4301A analyzer module.
- **4** Plug the tail connectors of the second U4321-61601 cable into POD 3 and 4 of the U4301A analyzer module.

The downstream ports C and D of the U4321A SSI card will not be utilized in this setup.

The following figure illustrates a x16 upstream setup.



Figure 17 x16 upstream setup using a U4321A Slot Interposer card and a U4301A module

### For a x1, x2, x4, or x8 upstream configuration

For a x1, x2, x4, or x8 upstream setup, you need a a single U4301A Analyzer module, a U4321A SSI card, and a U4321-61601 cable. For these setups, follow the same steps as described above for a x16 upstream setup except with the following differences:

• you would use only Port A of the SSI card

• you would use Pod 1 and 2 of the U4301A module (in case of a x8 setup) and Pod 2 of the U4301A module (in case of a x1, x2, or x4 setup).

# Setting up a x16 upstream and downstream configuration using a U4321A SSI Card

If you want to probe and capture upstream as well downstream data with x16 link width, you need two U4301A Analyzer modules, a U4321A SSI card and four U4321-61601 cables.

Perform the following steps for a x16 upstream and downstream hardware and probing setup.

#### Upstream setup

- 1 Plug the port connector of the first U4321-61601 cable into Port A of the U4321A solid slot interposer.
- **2** Plug the port connector of the second U4321-61601 cable into Port B of the U4321A solid slot interposer.
- **3** Plug the tail connectors of the first U4321-61601 cable into POD 1 and 2 of the U4301A analyzer module that you selected for the upstream setup.
- **4** Plug the tail connectors of the second U4321-61601 cable into POD 3 and 4 of the U4301A analyzer module that you selected for the upstream setup.

#### **Downstream setup**

- **1** Plug the port connector of the third U4321-61601 cable into Port D of the U4321A solid slot interposer.
- **2** Plug the port connector of the fourth U4321-61601 cable into Port C of the U4321A solid slot interposer.
- **3** Plug the tail connectors of the third U4321-61601 cable into POD 1 and 2 of the U4301A analyzer module that you selected for the downstream setup.
- **4** Plug the tail connectors of the fourth U4321-61601 cable into POD 3 and 4 of the U4301A analyzer module that you selected for the downstream setup.

The following figure illustrates a x16 upstream and downstream setup.



**Figure 18** x16 upstream and downstream setup using a U4321A Slot Interposer card and two U4301A modules

#### **3** U4321A Solid Slot Interposer Card

# **U4321A Solid Slot Interposer Dimensions**

All dimensions in the following figure are in millimeters.





Figure 19 U4321A Solid Slot Interposer Card Dimensions



PCI Express Gen3 Hardware and Probing Guide

4

# Soft Touch Midbus 3.0 Probes

DUT Mechanical Design Considerations46DUT Electrical Design Considerations51Supported Footprint Pinouts and Pod Connections55Probe Installation Instructions84Probe Characteristics88

The Agilent midbus 3.0 series of probes using soft touch technology are specially designed to provide support for up to 16 channel probing solutions.

To integrate a midbus probe, a midbus probe footprint must be designed into the device under test (DUT).

A 3-pin header must also be designed into the DUT if it needs to supply a reference clock to the protocol analyzer.

This chapter is intended to provide information needed by platform and system design teams for integration of midbus 3.0 probes into their designs. It provides a mechanical and electrical solution space for Midbus Probe placement with the PCI Express bus.

Although information on PCI Express topology and specifications will be given, this information is not intended to take the place of other PCI Express design documentation. It is assumed that a design team utilizing this document for their design constraints will validate their designs through pre- and post-route electrical simulation and keep-out volume analysis.

#### **Nomenclature** • U4322A refers to midbus 3.0 probe.

- Midbus connection, midbus probe, and midbus footprint refer to the Agilent midbus 3.0 footprint connector (U4322A) PCI Express compression cable set.
- "channel" refers to either an upstream differential pair OR downstream differential pair for a given lane. In other words, a "channel" refers to either a transmit-differential pair OR a receive-differential pair for a given lane.



Link The midbus 3.0 offers a number of different probing options for different applications. The platform designer has the flexibility to configure a probing solution that best meets the needs of the system. With midbus 3.0 offering upto 16 channel probing solutions, the following configurations may be made\*:

- Upstream and downstream channels of one x8 link.
- Upstream or downstream channels of one x16 link.
- Upstream or downstream channels of up to four x4, x2, or x1 links.

\*As long as the Midbus Probe placement within the system requirements are met. System designers should verify that their system requirements are supported by the midbus 3.0 by contacting Agilent Technologies directly.

**NOTE** Other combinations may be available. Contact Agilent Technologies for the latest support configurations.

**Retention** The retention module secures the midbus probe to the device under test (DUT). To achieve this, the retention module must be bolted onto the DUT.

Note that there is a keying feature on the retention module and probe head. If the retention module alignment is off by 180 degrees, it does not work.

After the retention module is properly bolted onto the DUT, the probe can be easily plugged into the retention module (see "Probe Installation Instructions" on page 84).

One kit of 5 retention modules is supplied with each U4322A midbus probe.

Contact your local sales representative to order additional retention modules:

- Part Number: U4322-68702, RETENTION MODULES FOR MIDBUS PROBE 3.0 5 PCS.
- Reference Clock<br/>ConnectorMidbus probes provide reference clock connections for situations where it<br/>is necessary to probe the reference clock from the device under test<br/>(DUT).

For many solution setups, an external reference clock is not required. However, if any of the following cases are true, an external reference clock must be supplied for each PCI Express clock domain for which the case applies.

• When the midbus probe is used with a system that supports Spread Spectrum Clocking (SSC) on the reference clock to all the PCI Express agents and the SSC cannot be disabled

- When testing must be done with SSC enabled, because a problem does not manifest with SSC disabled.
- If the link frequency is intentionally margin tested outside the standard ±300 ppm tolerance.

This is more restrictive than the PCI Express standard of ±300 ppm, but must be considered. For more information, contact Agilent Technologies directly.

The reference clock can be a dedicated clock, in which case appropriate terminators must be provided on the board. Alternately, the signals may be a tap off an existing clock, since the probes are designed to not significantly load the signals. Note that if the reference clock signal is series/source terminated then the position of the tap point must be at the far end of the line. However, this needs to be verified by the system platform designers to verify proper functionality. See reference clock model for more information.

#### See Also • "Footprint for Reference Clock Connector" on page 49

- "Keep-Out Volume for Reference Clock Connector" on page 50
- "Electrical Requirements for Reference Clock Connector" on page 54
- "Load Model for Reference Clock Connector" on page 54

NOTE

# **DUT Mechanical Design Considerations**

- "Footprint for Probe" on page 46
- "Keep-Out Volume for Probe and Retention Module Dimensions" on page 49
- "Footprint for Reference Clock Connector" on page 49
- "Keep-Out Volume for Reference Clock Connector" on page 50

### **Footprint for Probe**

The Midbus probe 3.0 footprint that needs to be designed into the device under test can be observed in the following figure which shows the detailed layout dimensions. Notice that the connector has 41 pins.



Figure 20 Midbus 3.0 Footprint Dimensions, Pin Numbering, and Specification

Notes:

- 1 All dimensions are in inches.
- 2 Solder mask must not extend above the pad height for a distance of 0.005 inches from the pad.
- **3** Via-in-pad is allowed if the vias are filled level with the pad or the via hole size is less than 0.005 inches.

**4** Permissible surface finishes on the pads are HASL, immersion silver, or gold over nickel. The height of the pads contacted by the probe must be within +/- 0.007 inches of the bottom surface of the retention module.

The following figure shows the detailed view of a pad with geometrical information on it.



Figure 21 Detail A - Detailed View of a Pad



### **Keep-Out Volume for Probe and Retention Module Dimensions**

Figure 22 Midbus 3.0 Probe Keep-Out Volume

Notes:

- 1 All dimensions are in inches.
- **2** See the footprint drawing ("Footprint for Probe" on page 46) for dimensions and details that include hole locations.

#### **Footprint for Reference Clock Connector**

A 3-pin header (1 by 3, 0.05 inch center spacing) will provide the connection for reference clock to the midbus. A small high impedance clock probe will connect to this header to the midbus. Note that an individual reference clock header is required for each PCI Express clock domain on the system.

The following are recommended part numbers for through-hole and surface mount versions of the 3-pin header for reference clock:

• Through-hole:

Samtec\* TMS-103-02-S-S

• Surface mount:

Samtec\* FTR-103-02-S-S

**Table 3**Reference clock header pinout

Signal	Pin Number	
REFCLKp	1 (or 3)*	
GND or N/C	2	
REFCLKn	3 (or 1)*	
* The probe can be plugged onto the pin header in either orientation.		

#### See Also • "Keep-Out Volume for Reference Clock Connector" on page 50

#### **Keep-Out Volume for Reference Clock Connector**

Keep-out volumes for the reference clock probes are given in the following figure. The pin headers reside symmetrically within the keep-out volume on the device under test. For more specific information on keep-out volumes for particular solutions please contact Agilent Technologies.



Figure 23 Reference clock probe keep-out volume

# **DUT Electrical Design Considerations**

- "Routing Considerations" on page 51
- "Load Model for Probe" on page 53
- "Electrical Requirements for Reference Clock Connector" on page 54
- "Load Model for Reference Clock Connector" on page 54

# **Routing Considerations**







Figure 25 Sample Top Layer Routing Pattern Detail



The trace widths and spaces in the previous "routing pattern details" figure are suggestions only. These suggestions should be validated against stackup and other signal integrity considerations.

#### **Load Model for Probe**



Figure 26 Load Model for Midbus 3.0 Probe

For PCI Express Gen3, it is not meaningful to talk about eye openings as an input requirement to a receiver, because for Gen3 you are dealing with a closed eye. In this consideration, PCI Express Gen3 compliant receivers are required to have equalization capabilities, and the Equalizing Snoop Probe is no different in this regard. In fact, the Equalizing Snoop Probe has a wide range of equalization capabilities in its receiver - a range that is too extensive to attempt to enumerate in a model.

The good news is that the PCI Express 3.0 specification takes this into account already in its Receiver Compliance testing section of the PCI Express Gen3 Specification (sections 4.3.4.3.2 and sections 4.3.6.4 referring to spec version 0.9), and the Equalizing Snoop Probe passes this testing. The way to evaluate this is to run the traditional channel simulation with the provided load model, and evaluate the signal at the probe tip using the method described in the receiver compliance testing section (that is, section 4.3.4.4). If the eye present at the probe tip is at least the size of the stressed eye specification (after performing the appropriate post-processing), then you can be assured of reliable data capture. PCI-SIG also provides a freely-available tool that supports the post processing steps required. See "http://www.pcisig.com/specifications/pciexpress/base2/seasim\_package/" at

"www.pcisig.org".

Table 4

Midbus Requirement	Symbol	Min.	Max.	Comments
Differential voltage at ref clock attach point	Vppdiff	0.8 V	2 V	Vppdiff =  2*(Vrefclockp – Vrefclockn)
Reference clock frequency without SSC	f	100 MHz -300 ppm	100 MHz +300 ppm	
Reference clock frequency with SSC	f	100 MHz -0.5%	100 MHz +0%	

**Reference Clock Electrical Requirements** 

**Electrical Requirements for Reference Clock Connector** 

If reference clock tolerance is less than  $\pm 300$  ppm, there is no need for providing reference to the midbus. If the reference clock tolerance is greater than  $\pm 300$  ppm, there is a need for providing reference (SSC) to the midbus.

#### See Also • "Load Model for Reference Clock Connector" on page 54

#### Load Model for Reference Clock Connector

Load models for the reference clock probe are given in this section. System designers will be expected to perform simulations of the reference clock networks with the header and midbus load models to ensure good signal integrity of the reference clocks at the header to the midbus. The pin header parasitics may be obtained from the connector vendor.



Figure 27 Reference clock probe load model

# **Supported Footprint Pinouts and Pod Connections**

Supported Footprint Configuration	Probe Required	Number of U4301A Protocol Analyzer Modules Required
"x16 Straight Footprint" on page 56	2 x Full Size Mid-Bus (U4322A)	2
"x16 Swizzled Footprint" on page 58	2 x Full Size Mid-Bus (U4322A)	2
"x16 Unidirectional Footprint" on page 61	1 x Full Size Mid-Bus (U4322A)	1
"x8 Bidirectional Footprint" on page 63	1 x Full Size Mid-Bus (U4322A)	1
"Two x8 Unidirectional Footprint" on page 65	1 x Full Size Mid-Bus (U4322A)	2
"Two x4 Bidirectional Footprint" on page 67	1 x Full Size Mid-Bus (U4322A)	2
"x4 Bidirectional Footprint" on page 69	1 x Full Size Mid-Bus (U4322A)	1
"Two x4 Unidirectional Footprint" on page 71	1 x Full Size Mid-Bus (U4322A)	2
"Two x2 Bidirectional Footprint" on page 73	1 x Full Size Mid-Bus (U4322A)	2
"Two x2 Unidirectional Footprint" on page 75	1 x Full Size Mid-Bus (U4322A)	2
"x1 Bi-directional Footprint" on page 77	1 x Full Size Mid-Bus (U4322A)	1
"Two x1 Bidirectional Footprint" on page 79	1 x Full Size Mid-Bus (U4322A)	2
"Two x1 Unidirectional Footprint" on page 81	1 x Full Size Mid-Bus (U4322A)	2

 Table 5
 Supported Footprint Summary

The pod connection pictures that appear in the following footprint descriptions also appear as "Connection diagrams" in the *Agilent Logic Analyzer* application's Setup dialog for the PCIe analyzer module.

#### 4 Soft Touch Midbus 3.0 Probes

# x16 Straight Footprint

One bidirectional x16 link in two unidirectional full-width PCI Express midbus probe footprints pinout.

Signal Name GND

down0p down0n

down3p down3n GND

down4p down4n

down7p

down7n

down8p down8n

down11 р

down11

down12 р

down12

down15 р

down15

n GND

n

n

GND

GND

r			
Module 1	l		
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
up1p	B1	C2	upOp
up1n	B2	C3	up0n
GND	B3		
up2p	B4	C4	up3p
up2n	B5	C5	up3n
		C6	GND
ир5р	B6	C7	up4p
up5n	B7	C8	up4n
GND	B8		
ир6р	B9	C9	up7p
up6n	B10	C10	up7n
		C11	GND
up9p	B11	C12	up8p
up9n	B12	C13	up8n
GND	B13		
up10p	B14	C14	up11p
up10n	B15	C15	up11n
-			
		C16	GND
up13p	B16	C17	up12p
up13n	B17	C18	up12n
GND	B18		
up14p	B19	C19	up15p
up14n	B20	C20	up15n
		C21	GND

Table 6x16 Straight Footprint Pinout



# Two - x16 Unidirectional Links, Straight Connection

**Figure 28** x16 Straight Footprint Pod Connection

### **x16 Swizzled Footprint**

One bidirectional x16 link in two bidirectional full-width PCI Express midbus probe footprints pinout.

#### Soft Touch Midbus 3.0 Probes 4

Downstre Module 1	am	Upstream 2	Module
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
down0p	B1	C2	up0p
down0n	B2	C3	up0n
GND	B3		
down1p	B4	C4	up1p
down1n	B5	C5	up1n
		C6	GND
down2p	B6	C7	up2p
down2n	B7	C8	up2n
GND	B8		
down3p	B9	C9	ир3р
down3n	B10	C10	up3n
		C11	GND
down4p	B11	C12	up4p
down4n	B12	C13	up4n
GND	B13		
down5p	B14	C14	ир5р
down5n	B15	C15	up5n
		C16	GND
down6p	B16	C17	ирбр
down6n	B17	C18	up6n
GND	B18		
down7p	B19	C19	up7p

**Table 7**x16 Swizzled Footprint Pinout

Downstream Module 1		Upstream 2	Module
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
down8p	B1	C2	up8p
down8n	B2	C3	up8n
GND	В3		
down9p	B4	C4	up9p
down9n	B5	C5	up9n
		C6	GND
down10 p	B6	C7	up10p
down10 n	B7	C8	up10n
GND	B8		
down11 p	B9	C9	up11p
down11 n	B10	C10	up11n
		C11	GND
down12 p	B11	C12	up12p
down12 n	B12	C13	up12n
GND	B13		
down13 p	B14	C14	up13p
down13 n	B15	C15	up13n
		C16	GND
down14 p	B16	C17	up14p
down14 n	B17	C18	up14n
GND	B18		
down15 p	B19	C19	up15p

PCI Express Gen3 Hardware and Probing Guide



# x16 Bidirectional Link, Swizzled Connection

Figure 29 x16 Swizzled Footprint Pod Connection

### x16 Unidirectional Footprint

One x16 unidirectional specific 16 channel PCI Express.

Module 1				
Signal Name	Pin #	Pin #	Signal Name	
		C1	GND	
lane1p	B1	C2	lane0p	
lane1n	B2	С3	lane0n	
GND	В3			
lane2p	B4	C4	lane3p	
lane2n	B5	С5	lane3n	
		C6	GND	
lane5p	B6	С7	lane4p	
lane5n	В7	C8	lane4n	
GND	B8			
lane6p	B9	С9	lane7p	
lane6n	B10	C10	lane7n	
		C11	GND	
lane9p	B11	C12	lane8p	
lane9n	B12	C13	lane8n	
GND	B13			
lane10p	B14	C14	lane11p	
lane10n	B15	C15	lane11n	
		C16	GND	
lane13p	B16	C17	lane12p	
lane13n	B17	C18	lane12n	
GND	B18			
lane14p	B19	C19	lane15p	
lane14n	B20	C20	lane15n	
		C21	GND	

 Table 8
 x16 Unidirectional Footprint Pinout







Midbus 3.0 Footprint

Figure 30 x16 Unidirectional Footprint Pod Connection

# x8 Bidirectional Footprint

You can use a single U4301A module with a Midbus 3.0 probe to create a x8 bidirectional setup.

One x8 bidirectional specific 16 channel PCI Express

Module 1			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
down0p	B1	C2	ирОр
down0n	B2	C3	upOn
GND	B3		
down1p	B4	C4	up1p
down1n	B5	С5	up1n
		C6	GND
down2p	B6	С7	up2p
down2n	B7	C8	up2n
GND	B8		
down3p	B9	C9	ир3р
down3n	B10	C10	up3n
		C11	GND
down4p	B11	C12	up4p
down4n	B12	C13	up4n
GND	B13		
down5p	B14	C14	ир5р
down5n	B15	C15	up5n
		C16	GND
down6p	B16	C17	ирбр
down6n	B17	C18	սքճո
GND	B18		
down7p	B19	C19	up7p
down7p	B20	C20	up7p
		C21	GND

 Table 9
 x8 Bidirectional Footprint Pinout when a single U4301A module is used

# 1 – x8 bidirectional link



Pod 5	Pod 4
dn0	up0
dn1	up1
dn2	up2
dn3	up3
dn4	up4
dn5	up5
dn6	up6
dn7	up7
Pod 1	Pod 2

x8 bidirectional footprint (Gen 3)

**Figure 31** x8 Bidirectional Footprint Pod Connection when a single U4301A module is used

# **Two x8 Unidirectional Footprint**

Two x8 unidirectional specific 16 channel PCI Express.

Module 2			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
lane1 <sub>1</sub> p	B1	C2	lane0 <sub>1</sub> p
lane1 <sub>1</sub> n	B2	С3	lane0 <sub>1</sub> n
GND	В3		
lane2 <sub>1</sub> p	В4	С4	lane3 <sub>1</sub> p
lane2 <sub>1</sub> n	В5	С5	lane3 <sub>1</sub> n
		C6	GND
lane5 <sub>1</sub> p	В6	С7	lane4 <sub>1</sub> p
lane5 <sub>1</sub> n	В7	С8	lane4 <sub>1</sub> n
GND	B8		
lane6 <sub>1</sub> p	В9	С9	lane7 <sub>1</sub> p
lane6 <sub>1</sub> n	B10	C10	lane7 <sub>1</sub> n
Module 1			
		C11	GND
lane1 <sub>2</sub> p	B11	C12	lane0 <sub>2</sub> p
lane1 <sub>2</sub> n	B12	C13	lane0 <sub>2</sub> n
GND	B13		
lane2 <sub>2</sub> p	B14	C14	lane3 <sub>2</sub> p
lane2 <sub>2</sub> n	B15	C15	lane3 <sub>2</sub> n
		C16	GND
lane5 <sub>2</sub> p	B16	C17	lane4 <sub>2</sub> p
lane5 <sub>2</sub> n	B17	C18	lane4 <sub>2</sub> n
GND	B18		
lane6 <sub>2</sub> p	B19	C19	lane7 <sub>2</sub> p
lane6 <sub>2</sub> n	B20	C20	lane7 <sub>2</sub> n
		C21	GND

 Table 10
 Two x8 Unidirectional Footprint Pinout



# 2-x8 unidirectional links

Figure 32 Two x8 Unidirectional Footprint Pod Connection

# **Two x4 Bidirectional Footprint**

Two x4 bidirectional specific 16 channel PCI Express.

Module 2			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
down0 <sub>1</sub> p	B1	C2	up0 <sub>1</sub> p
down0 <sub>1</sub> n	B2	С3	up0 <sub>1</sub> n
GND	В3		
down1 <sub>1</sub> p	B4	C4	up1 <sub>1</sub> p
down1 <sub>1</sub> n	В5	С5	up1 <sub>1</sub> n
		C6	GND
down2 <sub>1</sub> p	B6	С7	up2 <sub>1</sub> p
down2 <sub>1</sub> n	В7	С8	up2 <sub>1</sub> n
GND	B8		
down3 <sub>1</sub> p	В9	С9	up3 <sub>1</sub> p
down3 <sub>1</sub> n	B10	C10	up3 <sub>1</sub> n
Module 1			
		C11	GND
down0 <sub>2</sub> p	B11	C12	up0 <sub>2</sub> p
down0 <sub>2</sub> n	B12	C13	up0 <sub>2</sub> n
GND	B13		
down1 <sub>2</sub> p	B14	C14	up1 <sub>2</sub> p
down1 <sub>2</sub> n	B15	C15	up1 <sub>2</sub> n
		C16	GND
down2 <sub>2</sub> p	B16	C17	up2 <sub>2</sub> p
down2 <sub>2</sub> n	B17	C18	up2 <sub>2</sub> n
GND	B18		
down3 <sub>2</sub> p	B19	C19	up3 <sub>2</sub> p
down3 <sub>2</sub> n	B20	C20	up3 <sub>2</sub> n
		C21	GND

 Table 11
 Two x4 Bidirectional Footprint Pinout



# 2-x4 bidirectional links

Figure 33 Two x4 Bidirectional Footprint Pod Connection

### x4 Bidirectional Footprint

You can use a single U4301A module with a Midbus 3.0 probe to create a x4 bidirectional setup.

One x4 bidirectional specific 16 channel PCI Express.

Module1			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
down0p	B1	C2	ирОр
down0n	B2	С3	upOn
GND	В3		
down1p	В4	C4	up1p
down1n	В5	С5	up1n
		C6	GND
down2p	В6	С7	up2p
down2n	В7	C8	up2n
GND	В8		
down3p	В9	С9	ир3р
down3n	B10	C10	up3n
		C11	GND
NC	B11	C12	NC
NC	B12	C13	NC
GND	B13		
NC	B14	C14	NC
NC	B15	C15	NC
		C16	GND
NC	B16	C17	NC
NC	B17	C18	NC
GND	B18		
NC	B19	C19	NC
NC	B20	C20	NC
		C21	GND

 Table 12
 x4 Bidirectional Footprint Pinout

# 1 – x4 bidirectional link



dn0	up0		
dn1	up1		
dn2	up2		
dn3	up3		
NC	NC		
Pod 1	Pod 2		

Figure 34 x4 Bidirectional Footprint Pod Connection

# **Two x4 Unidirectional Footprint**

Four x4 unidirectional specific 16 channel PCI Express.

Module 2			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
lane1 <sub>1</sub> p	B1	C2	lane0 <sub>1</sub> p
lane1 <sub>1</sub> n	B2	C3	lane0 <sub>1</sub> n
GND	В3		
lane2 <sub>1</sub> p	B4	C4	lane3 <sub>1</sub> p
lane2 <sub>1</sub> n	В5	С5	lane3 <sub>1</sub> n
		C6	GND
NC	B6	С7	NC
NC	В7	C8	NC
GND	B8		
NC	В9	C9	NC
NC	B10	C10	NC
Module 1			
		C11	GND
lane1 <sub>2</sub> p	B11	C12	lane0 <sub>2</sub> p
lane1 <sub>2</sub> n	B12	C13	lane0 <sub>2</sub> n
GND	B13		
lane2 <sub>2</sub> p	B14	C14	lane3 <sub>2</sub> p
lane2 <sub>2</sub> n	B15	C15	lane3 <sub>2</sub> n
		C16	GND
NC	B16	C17	NC
NC	B17	C18	NC
GND	B18		
NC	B19	C19	NC
NC	B20	C20	NC
		C21	GND

**Table 13** Two x4 Unidirectional Footprint Pinout


# 2-x4 unidirectional links

Figure 35 Two x4 Unidirectional Footprint Pod Connection

# **Two x2 Bidirectional Footprint**

Two x2 bi-directional specific 16 channel PCI Express.

Module 2			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
down0 <sub>1</sub> p	B1	C2	up0 <sub>1</sub> p
down0 <sub>1</sub> n	B2	С3	up0 <sub>1</sub> n
GND	В3		
down1 <sub>1</sub> p	В4	С4	up1 <sub>1</sub> p
down1 <sub>1</sub> n	В5	С5	up1 <sub>1</sub> n
		C6	GND
NC	В6	С7	NC
NC	В7	С8	NC
GND	B8		
NC	В9	С9	NC
NC	B10	C10	NC
Module 1			
		C11	GND
down0 <sub>2</sub> p	B11	C12	up0 <sub>2</sub> p
down0 <sub>2</sub> n	B12	C13	up0 <sub>2</sub> n
GND	B13		
down1 <sub>2</sub> p	B14	C14	up1 <sub>2</sub> p
down1 <sub>2</sub> n	B15	C15	up1 <sub>2</sub> n
		C16	GND
NC	B16	C17	NC
NC	B17	C18	NC
GND	B18		
NC	B19	C19	NC
NC	B20	C20	NC
		C21	GND

 Table 14
 Two x2 Bidirectional Footprint Pinout



# 2-x2 bidirectional links

Figure 36 Two x2 Bidirectional Footprint Pod Connection

# **Two x2 Unidirectional Footprint**

Two x2 unidirectional specific 16 channel PCI Express.

Module 2			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
lane1 <sub>1</sub> p	B1	C2	lane0 <sub>1</sub> p
lane1 <sub>1</sub> n	B2	С3	lane0 <sub>1</sub> n
GND	В3		
NC	B4	C4	NC
NC	В5	C5	NC
		C6	GND
NC	В6	С7	NC
NC	В7	C8	NC
GND	B8		
NC	В9	С9	NC
NC	B10	C10	NC
Module 1			
		C11	GND
lane1 <sub>2</sub> p	B11	C12	lane0 <sub>2</sub> p
lane1 <sub>2</sub> n	B12	C13	lane0 <sub>2</sub> n
GND	B13		
NC	B14	C14	NC
NC	B15	C15	NC
		C16	GND
NC	B16	C17	NC
NC	B17	C18	NC
GND	B18		
NC	B19	C19	NC
NC	B20	C20	NC
		C21	GND

**Table 15** Two x2 Unidirectional Footprint Pinout



# 2-x2 unidirectional links

Figure 37 Two x2 Unidirectional Footprint Pod Connection

## x1 Bi-directional Footprint

You can use a single U4301A module with a Midbus 3.0 probe to create a x1 bi-directional setup.

One x1 bi-directional specific 16 channel PCI Express.

Module 1			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
down0p	B1	C2	ирОр
down0n	B2	С3	upOn
GND	В3		
NC	B4	C4	NC
NC	B5	С5	NC
		C6	GND
NC	B6	С7	NC
NC	В7	С8	NC
GND	B8		
NC	В9	С9	NC
NC	B10	C10	NC
		C11	GND
NC	B11	C12	NC
NC	B12	C13	NC
GND	B13		
NC	B14	C14	NC
NC	B15	C15	NC
		C16	GND
NC	B16	C17	NC
NC	B17	C18	NC
GND	B18		
NC	B19	C19	NC
NC	B20	C20	NC
		C21	GND

 Table 16
 x1 Bidirectional Footprint Pinout



# 1 - x1 bidirectional link

Figure 38 x1 Bidirectional Footprint Pod Connection

# **Two x1 Bidirectional Footprint**

Two x1 bidirectional specific 16 channel PCI Express.

Pod 1

Pod 2

Module 2			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
down0 <sub>1</sub> p	B1	C2	up0 <sub>1</sub> p
down0 <sub>1</sub> n	B2	C3	up0 <sub>1</sub> n
GND	В3		
NC	В4	C4	NC
NC	В5	C5	NC
		C6	GND
NC	В6	C7	NC
NC	В7	C8	NC
GND	B8		
NC	В9	C9	NC
NC	B10	C10	NC
Module 1			
		C11	GND
down0 <sub>2</sub> p	B11	C12	up0 <sub>2</sub> p
down0 <sub>2</sub> n	B12	C13	up0 <sub>2</sub> n
GND	B13		
NC	B14	C14	NC
NC	B15	C15	NC
		C16	GND
NC	B16	C17	NC
NC	B17	C18	NC
GND	B18		
NC	B19	C19	NC
NC	B20	C20	NC
		C21	GND

 Table 17
 Two x1 Bidirectional Footprint Pinout



# 2-x1 bidirectional links

Figure 39 Two x1 Bidirectional Footprint Pod Connection

# **Two x1 Unidirectional Footprint**

Two x1 unidirectional specific 16 channel PCI Express.

Module 2			
Signal Name	Pin #	Pin #	Signal Name
		C1	GND
NC	B1	C2	lane0 <sub>1</sub> p
NC	B2	С3	lane0 <sub>1</sub> n
GND	В3		
NC	В4	C4	NC
NC	В5	С5	NC
		C6	GND
NC	В6	С7	NC
NC	В7	C8	NC
GND	В8		
NC	В9	С9	NC
NC	B10	C10	NC
Module 1			
		C11	GND
NC	B11	C12	lane0 <sub>2</sub> p
NC	B12	C13	lane0 <sub>2</sub> n
GND	B13		
NC	B14	C14	NC
NC	B15	C15	NC
		C16	GND
NC	B16	C17	NC
NC	B17	C18	NC
GND	B18		
NC	B19	C19	NC
NC	B20	C20	NC
		C21	GND

**Table 18** Two x1 Unidirectional Footprint Pinout



# 2-x1 unidirectional links

Figure 40 Two x1 Unidirectional Footprint Pod Connection

# **Probe Installation Instructions**

**1** Connect the midbus 3.0 probe's pod connectors to the protocol analyzer blade.

**CAUTION** Over-tightening the module connector screws can damage the probe. Because of the size of the screws, you may need to use a screwdriver; however, only tighten the screws as much as if you were finger-tightening them.

- 2 There are two methods for connecting the probe head to the DUT:
  - "Bolting Probe Head and Retention Module onto DUT" on page 84 you can use this method when the bottom side of the DUT circuit board is easily accessible. This method provides extra protection for the pins on the probe head.
  - "Inserting Probe Head into Retention Module on DUT" on page 86 you can use this method in situations where the retention module is already bolted to the DUT circuit board.
- **3** Finally, if an external reference clock signal is to be supplied to protocol analyzer, connect the external clock cable (of the midbus) to the reference clock header on the device under test.
- See Also "Supported Footprint Pinouts and Pod Connections" on page 55

#### **Bolting Probe Head and Retention Module onto DUT**

When using this method of probe installation, the probe head is already screwed into the retention module, and together they are bolted onto the DUT circuit board.

This method of probe installation provides some extra protection for the pins on the probe head, but you must have access to the bottom side of the DUT circuit board.

1 Screw the retention module onto the probe head first.



2 Use the bolts as the alignment pins.

By doing this, the risk of dragging the probe head pins across the retention module is removed. With the bolts now being the longest feature, the pins have some protection from other components on the DUT that they could come in contact with.



**3** Tighten the thumb nuts onto the back side.



#### CAUTION

You may need to check the tightness of the retaining module periodically, but be careful not to over-tighten the thumb nuts. If the thumb nuts become stripped, you must replace the retaining module.

#### See Also • "Inserting Probe Head into Retention Module on DUT" on page 86

#### Inserting Probe Head into Retention Module on DUT

This method of probe installation is useful in situations where access to the bottom side of the DUT circuit board is difficult and the retention module must be bolted onto the DUT before the probe head is installed.

**1** Bolt the retention module onto the device under test (DUT) on both sides of the midbus 3.0 probe footprint.

Note that there is a keying feature on the retention module and probe head. If the retention module alignment is off by 180 degrees, it does not work.

- **2** Connect the midbus 3.0 probe head to the retention module in the device under test (DUT):
  - **a** Insert the probe head into the retention module in a straight down motion.
  - **b** Hold probe head down, fully compressing the pins evenly across the array of pins. You must push the probe head down evenly.
  - c Tighten the screws.

A screwdriver may be used to ensure that there is a secure connection. The thumbscrews should be tightened to a snug fit, but do not over-tighten.

- **3** Finally, if an external reference clock signal is to be supplied to protocol analyzer, connect the external clock cable (of the midbus) to the reference clock header on the device under test.
- See Also "Bolting Probe Head and Retention Module onto DUT" on page 84

#### 4 Soft Touch Midbus 3.0 Probes

# **Probe Characteristics**

Probe Inputs:	Input Voltage: 25 V max or 3 V rms into 250 Ohms.
Temperature:	Operating 0 to 40 Deg C. Storage -40 to 70 Deg C.
Humidity:	Operating 15% to 95% non condensing.
Altitude:	Operating: to 3000 meters (10000 ft).



PCI Express Gen3 Hardware and Probing Guide

5

# **PCIe Gen3 Flying Lead Probes**

U4324A PCIe Gen3 Flying Lead Probe Description 90 Installing a U4324A Probe 96 Supported Link Configurations 99 Setting Up a Unidirectional Configuration using U4324A Probes 101 Setting Up a Bidirectional Configuration using U4324A Probes 110 Setting up a x16 upstream and downstream configuration using U4324A probes 123

This chapter provides information on the U4324A PCIe Gen3 Flying Leads probe used with the U4301A Analyzer module.



# **U4324A PCIe Gen3 Flying Lead Probe Description**

The U4324A flying lead probe is an Agilent probing solution provided for the U4301A PCIe Gen3 Analyzer module. This probing solution consists of one to four probes. Each of these probes provides support for probing one to four channels of a PCIe link making it a total of 16 channels probing support for a set of four probes. This probe supports 2.5 Gb/s, 5 Gb/s and 8.0 Gb/s operations.

You connect a U4324A probe to the DUT by connecting the leads of the probe via Zero Insertion Force (ZIF) tips to the DUT. You can make these connections at the multiple target points on the DUT. This allows flexible connections to individual signals and establishes a direct physical communication with the bus at multiple probing points.

The probe provides low capacitive loading to minimize signal distortion.

#### When to use a U4324A Flying Lead Probe

A U4324A flying lead probe is suitable for use in situations where it is not possible to use a U4321A solid slot interposer card for probing and it is difficult to use a U4322A midbus probe. Some such situations are:

- When you want to probe a system which does not have a predesigned card slot thereby eliminating the usage of a solid slot interposer card for probing.
- When you want to probe individual lanes. You can connect the leads of the U4324A probe directly to the DUT and thereby eliminate the need to have signals routed to one probing point.
- When no built-in test points are available. This probing solution does not require any designed connectors and probes signals without built-in test points.

#### **Probe Components**

The following figure displays a U4324A PCIe Gen3 Flying Lead probe with labels pointing to the components of this probe.



**Flying Lead Cables** 

Figure 41 U4324A PCIe Gen3 Flying Lead Probe

The following table briefly describes each of the components of the U4324A probe labeled in the above figure.

Component	Description
Module Connector	This component connects the U4324A probe to the U4301A Analyzer module. You plug this component into one of the four POD inputs available on the front panel of the U4301A Analyzer module.
Reference Clock Connector	This component is required in situations where you need to probe the reference clock from DUT.
	You use a 3-pin header to connect the reference clock connector to DUT. The reference clock connector of the U4324A probe is the same as the reference clock connector of the U4322A Midbus 3.0 probe. Refer to the chapter "Soft Touch Midbus 3.0 Probes" on page 43 to know more about reference clock connectors.
Flying Lead Cables	This component connects the U4324A probe to the DUT via N5426A Zero Insertion Force (ZIF) Tips. There are four flying lead cables in each probe and these are labeled as 0, 1, 2, and 3.
	Each flying lead cable when connected to the DUT allows you to probe a channel which refers to either an upstream differential pair OR downstream differential pair for a given lane.

## N5426A ZIF Tip

A N5426A ZIF tip kit is included in the U4324A probe shipment. This kit has a set of 10 ZIF tips.

The following figure displays a N5426A ZIF tip kit with 10 ZIF tips



A ZIF tip is a connection accessory used to connect the flying lead cables of the probe to the DUT. This tip connects to a flying lead cable on one end using a zero insertion force connector and is soldered onto the DUT on the other end.

The following figure displays a N5426A ZIF tip soldered onto a DUT and ready to be connected to a flying lead cable of the probe.



N5426A ZIF Tip

#### Flying Lead Cable of U4324A probe

You need to solder the ZIF tips onto the DUT before plugging in the flying lead cables in these tips. Refer to the topic "Installing a U4324A Probe" on page 96 to know how to attach a ZIF tip to a DUT.

If you need more ZIF tips than the number of ZIF tips included in the probe shipment, you can order these from www.parts.agilent.com. On this site, specify the product number as N5426A in the Find a Part section and then click Find. Alternatively, you can contact your nearest Agilent Sales office for assistance.



#### N5426A ZIF Tip Dimensions

# **Probe Characteristics**

Electrical Characteristics	
Absolute maximum ratings	Amplitude data signal: 2 V <sub>ppdiff</sub> Amplitude ref. CLK: 5 V <sub>ppdiff</sub>
Capacitive loading	. 250 fF
Ref. CLK	Amplitude • Minimum: 800 mV <sub>ppdiff</sub> • Maximum: 2000 mV <sub>ppdiff</sub> DC offset • Minimum: 0 mV • Maximum: 500 mV Frequency • Minimum: 100 MHz –300 ppm • Maximum: 100 MHz +300 ppm SSC • Minimum: -0.5% • Maximum: 0%

Other Characteristics	
Temperature	Operating range: 0 °C to +55 °C Storage (non-operating range): –40 °C to +70 °C
Humidity	Operating: Maximum 95% @ 40 °C temperature Storage: Maximum 90% @ 65 °C temperature
Vibration	Random: 5-500 Hz, Survival: 2.09 Gms
Shock	2mS Half sine Delta velocity 1.6 m/sec (63 in/sec)

#### 5 PCIe Gen3 Flying Lead Probes

# Installing a U4324A Probe

Before you start installing the probes, plan the type of link configuration you want to probe. Refer to the topics that follow to know about the various link configurations that the probe supports and how to set up the probe for these various configurations.

#### To install a U4324A probe

- **1** Plug the module connector of the U4324A probe into one of the four pod inputs on the front panel of the U4301A Analyzer module.
- 2 Hand-tighten the module connector screws. Do not over tighten the screws as it can damage the probe.

The following figure displays four U4324A probes connected to the four pod inputs of the U4301A module.



- **3** Each flying lead cable of the U4324A probe connects to the DUT via a N5426A ZIF tip. Therefore, first attach a N5426A ZIF tip to the DUT by performing the following steps:
  - a Apply flux to pads.
  - **b** Apply solder to pads. Be cautious not to short pads while doing this.
  - **c** Apply flux to the solder and ZIF tip.
  - d Solder the ZIF tip onto the DUT.
  - e Apply a 3M foam tape under the soldered tip.

To view a demo on how to attach a ZIF tip to a DUT, go to www.agilent.com, search for N5426A, and click the demo file displayed under **Document Library** -> **Demos** link.

**4** Lift the latch of the soldered ZIF tip to allow the insertion of the flying lead cable into the tip with zero insertion force. Then plug the flying lead cable of the U4324A probe into the ZIF tip.

The following figure displays a flying lead cable of the U4324A probe connected to a DUT via a N5426A ZIF tip soldered onto the DUT.



N5426A ZIF Tip

#### Flying Lead Cable of U4324A probe

5 If you want an external reference clock to be supplied to the U4301A module, connect the Reference Clock Connector component of the U4324A probe to the reference clock header on the DUT. The reference clock connector of the U4324A probe is the same as the reference clock connector of the U4322A Midbus 3.0 probe. Refer to the chapter "Soft Touch Midbus 3.0 Probes" on page 43 to know more about reference clock connectors.

#### Labelling the probes

A label sheet is provided with the U4324A probe shipment. Use this label sheet to place the pod and channel labels on the U4324A probe as follows:

- **1** Place the Pod label on the module connector of the probe that you plugged into the Analyzer module's POD input.
- **2** Place the channel label on the space provided on the block in the cable housing of the probe.
- **3** While placing these labels, match with the color coding of the label on the Analyzer module's Pod input location in which you plugged the probe.

The following figure displays a U4324A probe's module connector and cable housing block with Pod and channel labels placed.



# **Supported Link Configurations**

A single U4324A probe provides four channels and can support:

- a x1, a x2, or a x4 unidirectional link configuration
- a x1 or a x2 bidirectional link (swizzled) configuration.
- A set of U4324A probes supports the following link configuration setups:

Supported Link Configuration	Probe(s) Required	Number of U4301A Module(s) Required
Unidirectional	·	·
For a x1 unidirectional link configuration	1 U4324A probe	1
For two x1 unidirectional links configuration	2 U4324A probes	2
For a x2 unidirectional link configuration (See page 102)	1 U4324A probe	1
For a x4 unidirectional link configuration (See page 102)	1 U4324A probe	1
For two x2 or x4 unidirectional links configuration	2 U4324A probes	2
For a x8 unidirectional link configuration	2 U4324A probes	1
For two x8 unidirectional links configuration	4 U4324A probes	2
For a x16 unidirectional link configuration	4 U4324A probes	1
Bidirectional	·	·
For a x1 bidirectional link configuration	<ul> <li>2 U4324A probes if a bidirectional link in straight configuration is needed.</li> <li>1 U4324A probe if a bidirectional link in swizzled configuration is needed.</li> </ul>	1

# 5 PCIe Gen3 Flying Lead Probes

Supported Link Configuration	Probe(s) Required	Number of U4301A Module(s) Required
For two x1 bidirectional links configuration	<ul> <li>4 U4324A probes if bidirectional links in straight configuration are needed.</li> <li>2 U4324A probe if bidirectional links in swizzled configuration are needed.</li> </ul>	2
For a x2 bidirectional link configuration	<ul> <li>2 U4324A probes if a bidirectional link in straight configuration is needed.</li> <li>1 U4324A probe if a bidirectional link in swizzled configuration is needed.</li> </ul>	1
For two x2 bidirectional link configuration (See page 121)	<ul> <li>4 U4324A probes if bidirectional links in straight configuration are needed.</li> <li>2 U4324A probe if bidirectional links in swizzled configuration are needed.</li> </ul>	2
For a x4 bidirectional link configuration	2 U4324A probes	1
For two x4 bidirectional link configuration (See page 121)	4 U4324A probes	2
For a x8 bidirectional link configuration	4 U4324A probes	1
For a x16 upstream and downstream configuration (See page 123)	8 U4324A probes	2

# Setting Up a Unidirectional Configuration using U4324A Probes

### For a x1 unidirectional link configuration

You need a single U4301A Analyzer module and a U4324A flying lead probe for a x1 unidirectional setup.

Perform the following steps for a x1 unidirectional hardware and probing setup.

- **1** Plug the module connector of the U4324A flying lead probe into Pod 1 of the U4301A Analyzer module.
- **2** Connect the probe's flying lead cable labeled as 0 to the appropriate target point on the DUT via a ZIF tip. Other flying lead cables of the probe will not be connected in this scenario.

The following figure illustrates a x1 unidirectional setup using a U4324A probe.



# 1 – x1 unidirectional link

Figure 42 x1 unidirectional setup using a U4324A probe

#### For a x2 or a x4 unidirectional link configuration

For a  $x^2$  or a  $x^4$  unidirectional setup, you need the same hardware and probing setup as described above for a  $x^1$  unidirectional setup. The only difference would be that you need to connect:

- the probe's flying lead cables labeled as 0 and 1 to the appropriate target points on the DUT via ZIF tips for a x2 setup.
- all the four flying lead cables of the probe to the appropriate target points on the DUT via ZIF tips for a x4 setup.

The following figures illustrate a x2 and a x4 unidirectional setup using a U4324A probe.



# 1 - x2 unidirectional link

Figure 43 x2 unidirectional setup using a U4324A probe

# 1 - x4 unidirectional link



Figure 44 x4 unidirectional setup using a U4324A probe

## For a x8 unidirectional link configuration

You need a single U4301A Analyzer module and two U4324A flying lead probes for a x8 unidirectional setup.

Perform the following steps for a x8 unidirectional hardware and probing setup.

- **1** Plug the module connectors of the U4324A flying lead probes into Pod 1 and Pod 2 of the U4301A Analyzer module.
- **2** Connect all the four flying lead cables of both the probes to the appropriate target points on the DUT via ZIF tips.

#### 5 PCIe Gen3 Flying Lead Probes

The following figure illustrates a x8 unidirectional setup using two U4324A probes.

# 1 – x8 unidirectional link



Figure 45 x8 unidirectional setup

## For a x16 unidirectional link configuration

You need a single U4301A Analyzer module and four U4324A flying lead probes for a x16 unidirectional setup.

Perform the following steps for a x16 unidirectional hardware and probing setup.

- **1** Plug the module connectors of the U4324A flying lead probes into Pod 1, 2, 3, and 4 of the U4301A Analyzer module.
- **2** Connect all the four flying lead cables of all the four probes to the appropriate target points on the DUT via ZIF tips.

The following figure illustrates a x16 unidirectional setup using four U4324A probes.



# 1 – x16 unidirectional link

**Figure 46** x16 unidirectional setup

## For two x1 unidirectional links configuration

You need two U4301A Analyzer modules and two U4324A flying lead probes for two x1 unidirectional setups.

Perform the following steps for two x1 unidirectional hardware and probing setups.

- 1 Plug the module connector of the first U4324A flying lead probe into Pod 1 of the U4301A Analyzer module 1.
- **2** Plug the module connector of the second U4324A flying lead probe into Pod 1 of the U4301A Analyzer module 2.
- **3** Connect the first probe's flying lead cable labeled as 0 to the appropriate target point on the DUT via a ZIF tip. Other flying lead cables of the probe will not be connected in this scenario.
- **4** Connect the second probe's flying lead cable labeled as 0 to the appropriate target point on the DUT via a ZIF tip. Other flying lead cables of the probe will not be connected in this scenario.

The following figure illustrates two x1 unidirectional setups using U4324A probes.



# 2 - x1 unidirectional links

**Figure 47** Two x1 unidirectional setups using U4324A probes

## For two x2 or x4 unidirectional links configuration

For two  $x^2$  or two  $x^4$  unidirectional setups, you need the same hardware and probing setup as described above for two  $x^1$  unidirectional setups. The only difference would be that you need to connect:

- the flying lead cables labeled as 0 and 1 of both the probes to the appropriate target points on the DUT via ZIF tips for a x2 setup.
- all the four flying lead cables of both the probe to the appropriate target points on the DUT via ZIF tips for a x4 setup.

The following figures illustrate two x2 and two x4 unidirectional setups using U4324A probes.



#### 2 - x2 unidirectional links

**Figure 48** Two x2 unidirectional setups using U4324A probes



### 2 - x4 unidirectional links

**Figure 49** Two x4 unidirectional setups using U4324A probes

#### For two x8 unidirectional links configuration

You need two U4301A Analyzer modules and four U4324A flying lead probes for two x8 unidirectional setups.

Perform the following steps for two x8 unidirectional hardware and probing setups.

- 1 Plug the module connectors of the four U4324A flying lead probe into Pod 1 and 2 of the U4301A Analyzer module 1. and 2.
- **2** Connect all the four flying lead cables of all the four probes to the appropriate target points on the DUT via ZIF tips.

The following figure illustrates two x8 unidirectional setups using U4324A probes.


2 - x8 unidirectional links

**Figure 50** Two x8 unidirectional setups using U4324A probes

# Setting Up a Bidirectional Configuration using U4324A Probes

The U4324A probes support both straight and swizzled bidirectional link configurations.

#### For a x1 bidirectional link configuration

You can set up a x1 bidirectional configuration either using two U4324A probes in a straight configuration or using a single U4324A probe in a swizzled configuration.

#### x1 bidirectional link straight configuration

You need a single U4301A Analyzer module and two U4324A flying lead probes for a x1 bidirectional link in a straight configuration.

Perform the following steps for a x1 bidirectional hardware and probing setup.

- 1 Plug the module connector of the first U4324A flying lead probe into Pod 1 of the U4301A Analyzer module.
- **2** Plug the module connector of the second U4324A flying lead probe into Pod 3 of the U4301A Analyzer module.
- **3** Connect the flying lead cables labeled as 0 of the two probes to the appropriate target points on the DUT via ZIF tips. Other flying lead cables of the probes will not be connected in this scenario.

The following figure illustrates a x1 bidirectional (straight) setup using U4324A probes.



**Figure 51** x1 bidirectional (straight) setup using U4324A probes

#### x1 bidirectional link swizzled configuration

You need a single U4301A Analyzer module and a single U4324A flying lead probe for a x1 bidirectional link in a swizzled configuration.

Perform the following steps for a x1 bidirectional swizzled hardware and probing setup.

- 1 Plug the module connector of the U4324A flying lead probe into Pod 1 of the U4301A Analyzer module.
- **2** For upstream direction Connect the flying lead cable labeled as 0 of the probe to the appropriate target point on the DUT via a ZIF tip.
- **3** For downstream direction Connect the flying lead cable labeled as 1 of the probe to the appropriate target point on the DUT via a ZIF tip.

#### **5** PCIe Gen3 Flying Lead Probes

**4** Other flying lead cables of the probe will not be connected in this scenario.

The following figure illustrates a x1 bidirectional (swizzled) setup using a single U4324A probe.



Figure 52 x1 bidirectional (swizzled) setup using a single U4324A probe

# For a x2 bidirectional link configuration

You can set up a x2 bidirectional configuration either using two U4324A probes in a straight configuration or a single U4324A probe in a swizzled configuration.

#### x2 bidirectional link straight configuration

For a x2 bidirectional straight setup, you need the same hardware and probing setup as described above for a x1 bidirectional straight setup. The only difference would be that you need to connect:

• the flying lead cables labeled as 0 and 1 of both the probes to the appropriate target points on the DUT via ZIF tips for a x2 setup.

The following figures illustrate a x2 bidirectional straight setup using U4324A probes.





#### x2 bidirectional link swizzled configuration

You need a single U4301A Analyzer module and a single U4324A flying lead probe for a x2 bidirectional link in a swizzled configuration.

Perform the following steps for a x2 bidirectional swizzled hardware and probing setup.

- 1 Plug the module connector of the U4324A flying lead probe into Pod 1 of the U4301A Analyzer module.
- **2** For upstream direction Connect the flying lead cables labeled as 0 and 2 of the probe to the appropriate target points on the DUT via ZIF tips.
- **3** For downstream direction Connect the flying lead cable labeled as 1 and 3 of the probe to the appropriate target points on the DUT via ZIF tips.

The following figure illustrates a x2 bidirectional (swizzled) setup using a single U4324A probe.



Figure 54 x2 bidirectional (swizzled) setup using a single U4324A probe

#### For a x4 bidirectional link configuration

You can set up a x4 bidirectional configuration using two U4324A probes in a straight or a swizzled configuration.

#### x4 bidirectional link straight configuration

For a x4 bidirectional straight setup, perform the following steps.

- 1 Plug the module connector of the first U4324A flying lead probe into Pod 1 of the U4301A Analyzer module.
- **2** Plug the module connector of the second U4324A flying lead probe into Pod 3 of the U4301A Analyzer module.
- **3** For the upstream direction, connect all the four flying lead cables of the first probe to the appropriate target points on the DUT via ZIF tips.
- **4** For the downstream direction, connect all the four flying lead cables of the second probe to the appropriate target points on the DUT via ZIF tips.

The following figures illustrate a x4 bidirectional straight setup using U4324A probes.



Figure 55 x4 bidirectional straight setup using U4324A probes

#### x4 bidirectional link swizzled configuration

For a x4 bidirectional swizzled setup, perform the following steps.

- 1 Plug the module connector of the first U4324A flying lead probe into Pod 1 of the U4301A Analyzer module.
- **2** Plug the module connector of the second U4324A flying lead probe into Pod 3 of the U4301A Analyzer module.
- **3** For the upstream direction, connect the flying lead cables labelled as 0 and 2 of both the probes to the appropriate target points on the DUT via ZIF tips.
- **4** For the downstream direction, connect the flying lead cables labelled as 1 and 3 of both the probes to the appropriate target points on the DUT via ZIF tips.



The following figures illustrate a x4 bidirectional swizzled setup using U4324A probes.

Figure 56 x4 bidirectional swizzled setup using U4324A probes

# For a x8 bidirectional link configuration

You need a single U4301A Analyzer module and four U4324A flying lead probes for a x8 bidirectional setup.

Perform the following steps for a x8 bidirectional hardware and probing setup.

- 1 Plug the module connectors of the four U4324A flying lead probes into Pod 1, 2, 3, and 4 of the U4301A Analyzer module.
- **2** Connect all the flying lead cables of the four probes to the appropriate target points on the DUT via ZIF tips.

#### 5 PCIe Gen3 Flying Lead Probes



The following figure illustrates a x8 bidirectional setup using U4324A probes.

Figure 57 x8 bidirectional setup using U4324A probes

#### x8 bidirectional link swizzled configuration

For a x8 bidirectional swizzled setup, perform the following steps.

- 1 Plug the module connectors of the four U4324A flying lead probes into Pod 1, 2, 3, and 4 of the U4301A Analyzer module.
- **2** For the upstream direction, connect the flying lead cables labelled as 0 and 2 of all the four probes to the appropriate target points on the DUT via ZIF tips.
- **3** For the downstream direction, connect the flying lead cables labelled as 1 and 3 of all the four probes to the appropriate target points on the DUT via ZIF tips.



The following figures illustrate a x8 bidirectional swizzled setup using U4324A probes.

Figure 58 x8 bidirectional swizzled setup using U4324A probes

# For two x1 bidirectional links configuration

You need two U4301A Analyzer modules and four U4324A flying lead probes for two x1 bidirectional setups.

Perform the following steps for two x1 bidirectional hardware and probing setups.

- 1 Plug the module connector of the first and second U4324A flying lead probes into Pod 1 and 3 of the U4301A Analyzer module 1.
- **2** Plug the module connectors of the third and fourth U4324A flying lead probes into Pod 1 and 3 of the U4301A Analyzer module 2.
- **3** Connect the flying lead cable labeled as 0 of the four probes to the appropriate target points on the DUT via ZIF tips. Other flying lead cables of the probe will not be connected in this scenario.

The following figure illustrates two x1 bidirectional setups using U4324A probes.



#### 2 - x1 bidirectional links

x1 bidirectional link 1

x1 bidirectional link 2

**Figure 59** Two x1 bidirectional setups using U4324A probes

# For two x2 or x4 bidirectional links configuration

For two x2 or two x4 bidirectional setups, you need the same hardware and probing setup as described above for two x1 bidirectional setups. The only difference would be that you need to connect:

- the flying lead cables labeled as 0 and 1 of the four probes to the appropriate target points on the DUT via ZIF tips for a x2 setup.
- all the four flying lead cables of the four probes to the appropriate target points on the DUT via ZIF tips for a x4 setup.

The following figures illustrate two x2 and two x4 bidirectional setups using U4324A probes.



#### 2 – x2 bidirectional links

x2 bidirectional link 1

x2 bidirectional link 2

Figure 60 Two x2 bidirectional setups using U4324A probes



2 - x4 bidirectional links

Figure 61 Two x4 bidirectional setups using U4324A probes

# Setting up a x16 upstream and downstream configuration using U4324A probes

If you want to probe and capture upstream as well downstream data with x16 link width, you need two U4301A Analyzer modules and eight U4324A probes

Perform the following steps for a x16 upstream and downstream hardware and probing setup.

- 1 Plug the module connectors of the four U4324A flying lead probes into Pod 1, 2, 3, and 4 of the U4301A Analyzer module that you are using as the upstream module.
- **2** Plug the module connectors of the remaining four U4324A flying lead probes into Pod 1, 2, 3, and 4 of the U4301A Analyzer module that you are using as the downstream module.
- **3** Connect all the four flying lead cables of all the eight probes to the appropriate target points on the DUT via ZIF tips.

The following figure illustrates a x16 upstream and downstream setup.



# 2 - x16 unidirectional links

Figure 62 x16 upstream and downstream setup using U4324A probes

# Index

#### A

add-in card connector, 29

#### C

cables, 30 connecting midbus probe, 84

#### E

edge connector, 15, 29 electrical design for reference clock connector, 54 endpoint, U4305A exerciser card as, 19

# F

feature list for midbus probe, 43 flying lead cable, 92 flying lead probe, 90 footprint dimensions and specifications, midbus 3.0, 46 footprint for reference clock connector, 49 footprint, midbus 3.0, 46

#### Η

heat protection cover, 32 heat sink, 32

#### 

in this guide, 6 installation instructions, Soft Touch midbus probes, 84 Interface Port, 24

#### Κ

keep-out volume, midbus 3.0 probe, 49 keep-out volume, U4305A exerciser card, 21

#### L

Lane status LEDs, 24 link configuration support, 44 load model, midbus 3.0 probes, 53 load model, reference clock connector, 54

#### Μ

midbus 3.0 probe characteristics, 88, 94 midbus 3.0 probes, 43, 89 midbus 3.0 probes, load model, 53

#### Ν

N5426A ZIF Tip Dimensions, 94 N5426A ZIF tip kit, 92 notices, 2

#### 0

overview, 5

# Ρ

PCIe Gen3 Flying Lead probes, 89 pin assignments, 55 Pods 1-4, 24 ports, 30 power supply connector (front bracket), 32 power supply connector (on front bracket), 16

# R

reference clock connector load model, 54 reference clock connector, keep-out volume, 50 reset button, 32 retention module dimensions, 49 retention modules, 44 root complex, U4305A exerciser card as, 20 routing considerations, midbus 3.0 footprint, 51

#### S

safety summary, 3 Soft Touch midbus 3.0 probes, 43 speed LEDs, 25 status LED (on front bracket), 16 status LED1, 32 status LED2, 32 status LEDs (on board), 15

#### T

trademarks, 2 TRIG IN connector, 16 TRIG OUT connector, 16 Trigger In/Out, 25

# U

U4305A exerciser card, 12 U4305A exerciser card components, 14 U4305A exerciser card features, 13 U4305A exerciser card status LEDs, 17 U4321A Solid Slot Interposer Card, 27 U4322A midbus probe, 43 U4324 pod and channel labels, 97 U4324 Reference Clock Connector, 92 U4324A, 90 USB connector, 16

# X

x16 Straight Footprint, 56

# Z

zero insertion force connector, 92 ZIF tip, 92

#### Index